SEMINAR ON-
CONVENTIONAL TUNNELLING
PRESENTED BY-
Namrata M. Lolge (09CM16F)
M. Tech. 1st sem
NITK
TUNNELLING TECHNIQUES



DEFINITION
A definition of Conventional Tunnelling can be the construction of underground openings of any shape with a cyclic construction process of-
1. excavation, by using the drill and blast methods or mechanical excavators (except any full face TBM)
2. mucking
3. placement of the primary support elements such as-
-steel ribs or lattice gir ....etc

[:=Read Full Message Here=:]

Abstract
This paper presents an analytic current model for capacitively coupled Single-Electron Tunneling Transistors (SETTs) that is based on a modified M-state steady-state master equation. Based on this current model we also derive a current noise model for SETT. To validate the proposed models we calculate their characteristics at different device parameters and different operation temperatures and compare them with the corresponding characteristics calculated by the full master equation method. The results indicate that the propo ....etc

[:=Read Full Message Here=:]

Pl. provide

Pdf file of conventional and modern system of accounting infermation. ....etc

[:=Read Full Message Here=:]

ABSTRACT:
The finite element program CRItical State Program (CRISP) has been used to model the New Austrian Tunneling Method (NATM) in London Clay. The non-linear behavior of the London Clay was modeled by a Strain Dependent Modified Cam Clay (SDMCC) model and the tunnel lining was modeled by constant and time-dependent classic models. The construction process was modeled in two and three dimensions by removing soil elements in sequence. The tunnel lining was either assumed wished-in-place or introduced after the excavation of each pa ....etc

[:=Read Full Message Here=:]

pdf file on conventional and modern system of accounting ....etc

[:=Read Full Message Here=:]

Single electron tunneling (SET) transistor

ABSTRACT
The chief problem that are faced by chip designers are regarding the size of the chip. According to Moores„¢s Law, the number of transistors on a chip will approximately double every 18 to 24 months. Moore\'s Law works largely through shrinking transistors-the circuits that carry electrical signals. By shrinking transistors, designers can squeeze more transistors into a chip. However, more transistors means more electricity and heat compressed into an even smaller space. F ....etc

[:=Read Full Message Here=:]

Abstract
New nanotechnology-based devices are being researchedto replace CMOS devices in order to overcome CMOStechnology’s scaling limitations. However, many such devicesexhibit nonmonotonic I–V characteristics and uncertain propertieswhich lead to the negative differential resistance (NDR)problem and the chaotic performance. This paper proposes twonew circuit simulation approaches that can effectively simulatenanotechnology devices with uncertain input sources and negativedifferential resistance problem. A new tool called NanoSim ....etc

[:=Read Full Message Here=:]

The best optical microscopes can see structures in the 200 – 400 nm range, at their limits of resolution.
The STM can “see” structures on the order of 0.1 nm —another SPM, the AFM—can distinguish things on the order of 100 nm .
Optical microscopes are “diffraction limited”—the wavelength range of visible light (400-750 nm) sets the size of the smallest thing that can be imaged: ~ 400 nm.
Scanning Probe Microscopes don’t use visible light—they depend on measuring intermolecular ....etc

[:=Read Full Message Here=:]

hello, i am sanjit sinha. i have appointed to work a project on key way attachment in conventional lathe machine. can you guide me about how to present the project mechanism how to keyway attachment will done in lathe machine. provide me some of pdf file with the procedure of mechanism. ....etc

[:=Read Full Message Here=:]

kindly sennd me e book of non conventional energy sources by R K Rajput ....etc

[:=Read Full Message Here=:]