SiGe HBT Technology
#1

SiGe HBT Technology
[attachment=15987]

I. BANDGAP ENGINEERING IN SILICON
WE LIVE in a silicon world. Greater than 95% of
today’s $200 billion global semiconductor market
uses the semiconductor silicon (Si) to realize a host of integrated
circuits (IC’s) ranging from 233-MHz microprocessors
to 64-Mb dynamic random-access memory (DRAM) chips.
Indeed, it is the very existence of Si microelectronics which
has enabled the emergence of the Information Age which
is so profoundly reshaping the way we live and work and
play. Why Si? This profound market dominance of Si rests
on a number of surprisingly practical advantages Si has
over the other numerous semiconductors, including


II. SiGe HBT TECHNOLOGY
In order to provide a logical framework for this paper, the
experimental results presented will be largely from IBM’s
SiGe HBT technology [25]. This technology is representative
of the state-of-the-art in 1998, is currently qualified and in
commercial production on 200-mm wafers in an advanced
CMOS fabrication facility, and is thus arguably the most
“real” SiGe HBT technology worldwide. The basic tenets
which dictate the final implementation of IBM’s SiGe HBT
technology are: 1) maintain strict processing compatibility
with existing CMOS tool sets and metallization schemes;
2) use only thermodynamically stable SiGe films that can
be deposited using a batch process in manufacturing mode
on large (200-mm) wafers; 3) choose an SiGe HBT device
structure which naturally preserves a path to SiGe BiCMOS
integration without compromising the SiGe HBT performance;

III. THE SiGe HBT
This section gives an overview of the performance
capabilities of state-of-the-art SiGe HBT’s. Basic device
physics, dc and ac performance advantages over Si BJT’s,
low-frequency and broad-band noise characteristics, radiation
tolerance, temperature effects, and reliability issues are
addressed. For brevity, only the final results of the basic
device physics derivations are included. The interested reader
is referred to [58] for more complete derivations.

A. DC Characteristics
The dc consequences of introducing Ge into the base region
of an SiGe HBT can best be understood by considering an
energy-band diagram of the resultant device and comparing
it to Si. As shown in Fig. 5 by the dashed line, the Ge is
compositionally graded from low concentration at the EB
junction to high concentration at the collector–base (CB)
junction.

Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: fabrication of sige hbt bicmos technology, sige bicmos process, sige or strained si mosfet ppt, etrade sige in, aging of sige hbt, structure de hbt sige pdf, sige hbt wiki,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Principles of Management technology seminar addict 6 14,955 30-10-2014, 06:37 PM
Last Post: seminar report asees
  NOKIA MORPH TECHNOLOGY abstract seminar details 3 5,852 08-04-2014, 10:35 PM
Last Post: seminar report asees
  HVDC LIGHT TECHNOLOGY seminar details 2 3,636 06-03-2013, 03:54 PM
Last Post: Guest
  PALM VEIN TECHNOLOGY ppt seminar details 2 6,363 06-02-2013, 07:36 PM
Last Post: Guest
  3g technology seminar addict 2 2,228 29-01-2013, 11:06 AM
Last Post: seminar details
  VLSI TECHNOLOGY seminar addict 1 4,522 29-01-2013, 10:38 AM
Last Post: seminar details
  Android (operating system) TECHNOLOGY seminar addict 1 2,265 21-12-2012, 09:40 AM
Last Post: seminar details
  PHARMACEUTICAL TECHNOLOGY seminar addict 1 3,064 19-12-2012, 12:02 PM
Last Post: seminar details
  BLUE EYES TECHNOLOGY project uploader 1 2,090 11-12-2012, 01:10 PM
Last Post: seminar details
  GREEN ENERGY HARVESTING TECHNOLOGY IN 3D IC seminar paper 1 1,877 01-12-2012, 02:00 PM
Last Post: seminar details

Forum Jump: