Low Power Multiplier Implementation full report
#1

[attachment=2962]
Abstract

There are different entities that one would like to optimize when designing a VLSI circuit. These entities can often not be optimized simultaneously, only improve one entity at the expense of one or more others The design of an efficient integrated circuit in terms of power, area, and speed simultaneously, has become a very challenging problem. Power dissipation is recognized as a critical parameter in modern VLSI design field. In Very Large Scale Integration, Low power VLSI design is necessary to meet MOOREâ„¢S law and to produce consumer electronics with more back up and less weight. Multiplication occurs frequently in finite impulse response filters, fast Fourier transforms, discrete cosine transforms, convolution, and other important DSP and multimedia kernels. The objective of a good multiplier is to provide a physically compact, good speed and low power consuming chip. To save significant power consumption of a VLSI design, it is a good direction to reduce its dynamic power that is the major part of total power dissipation. In this paper, we propose a high speed low-power multiplier adopting the new SPST implementing approach. This multiplier is designed by equipping the Spurious Power Suppression Technique (SPST) on a modified Booth encoder which is controlled by a detection unit using an AND gate. The modified booth encoder will reduce the number of partial products generated by a factor of 2. The SPST adder will avoid the unwanted addition and thus minimize the switching power dissipation. The proposed high speed low power multiplier can attain 30% speed improvement and 22% power reduction in the modified booth encoder when compared with the conventional array multipliers.


Presented By:
C. N.Marimuthu1, P. Thangaraj2,

Read full report
http://icgstpdcs/Volume8/Issue1/P1170845463.pdf
Reply
#2
i am in need of Low Power Multiplier Implementation full report
Reply
#3
do you feel any problem for downloading the attachment and the external link?
Reply
#4
Abstract
A novel reconfigurable low-power high-performance matrix multiplier architecture and its component circuits are described in this article. The processor can be simply reconfigured to calculate the product of matrices X[n,K] and Y[k,m] where n, k, m are integers and b being the precision which ranges from 4 to 64 bits and maximizing the utilization of the hardware available. To illustrate this , the hardware equivalent to one 64×64 bit high precision multiplier can be reconfigured to produce the product of two matrices X8×8 and Y8×8 of 8-bit items in 9 pipeline cycles. The matrix multiplier of size s may consist of an array of (s/m)^2 of m×m. may consist of an array of (s/m)2 of m×m small multipliers utilized in the design.

A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters

The Partial Product Decomposition-Based Arithmetic Architecture:Here the The 4x4 partial product matrix, the addition of the partial product bits, multiplication of two 8-bit numbers using four 4x4 multipliers etc have been shown.Utilizing partial product bit matrix decomposition for full self-testability, Utilizing borrow bits for simple circuit and high speed, more importantly, reducing pass-transistor path length (no more than 4) and rearranging and balancing input bits to each column of small multipliers are done. For more info refer these:
[attachment=3805]
Reply
#5
to get information about the topic partial products designing low power multiplier full report ppt and related topic refer the page link bellow

http://studentbank.in/report-low-power-m...6#pid63776

http://studentbank.in/report-design-of-e...1#pid40971

http://studentbank.in/report-low-power-l...hitechture

http://studentbank.in/report-low-power-m...ull-report
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: how to design low power multiplier, fpga implementations of low power parallel multiplier with xiling, what is multiplier in electronics, spst techeque, low power row and column bypass multiplier, implementation of power efficient vedic multiplier ppt, low power high performance multiplier pdf,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  FINGER PRINT BASED ELECTRONIC VOTING MACHINE full report project topics 60 50,890 11-05-2017, 10:43 AM
Last Post: jaseela123d
  DESIGN AND IMPLEMENTATION OF GOLAY ENCODER AND DECODER computer science crazy 2 23,492 26-08-2016, 03:46 PM
Last Post: anasek
  AUTOMATIC BUS STATION ANNOUNCEMENT SYSTEM full report project report tiger 4 10,860 13-08-2016, 11:16 AM
Last Post: jaseela123d
  MICROCONTROLLER BASED DAM GATE CONTROL SYSTEM full report seminar class 13 17,239 19-06-2016, 07:53 PM
Last Post: Saianjana
  GSM based SCADA implementation using Microcontroller project report tiger 19 27,659 31-05-2016, 12:13 PM
Last Post: dhanabhagya
  METAL DETECTOR full report project report tiger 14 23,802 12-03-2016, 01:51 PM
Last Post: seminar report asees
  Solar power plant full report seminar class 2 3,348 11-11-2015, 01:49 PM
Last Post: seminar report asees
  MICROCONTROLLER BASED AUTOMATIC RAILWAY GATE CONTROL full report project topics 49 57,978 10-09-2015, 03:18 PM
Last Post: seminar report asees
  SOLAR POWER WATER PUMPING SYSTEM seminar class 8 6,452 20-08-2015, 03:06 PM
Last Post: seminar report asees
  DESIGN AND IMPLEMENTATION OF ASYNCHRONOUS FIFO FOR EMBEDDED APPLICATIONS computer science crazy 1 22,785 14-04-2015, 05:38 PM
Last Post: Guest

Forum Jump: