An Architectural Approach to Reduce Leakage Energy in Memory
#1

Abstract

The advance in the semiconductor technology has paved way for increasing the density of transistors per chip. The amount of information storable on a given amount of silicon has roughly doubled every year since the technology was invented. Thus the performance of the processor improved and the chipsâ„¢ energy dissipation increased in each processor generation. This created awareness for designing low power circuits. Low power is important in portable devices because the weight and size of the device is determined by the amount of battery needed which in turn depends on the amount of power dissipated in the circuit. The cost involved in providing power and associated cooling, reliability issues, expensive packaging made low power a concern in nonportable applications like desktops and servers too. Even though most power dissipation in CMOS CPUs is dynamic power dissipation (which is a function of frequency of operation of the device and the switching capacitance), leakage power (function of number of on-chip transistors) is also becoming increasingly significant as leakage current flows in every transistor that is on, irrespective of signal transition. Most of the leakage energy comes from memories, since cache occupies much of CPU chipâ„¢s area and has more number of transistors, reducing leakage in cache will result in a significant reduction in overall leakage energy of the processor. This paper suggests an architectural approach for reducing leakage energy in caches.

Various approaches have been suggested both in architecture and circuit level to reduce leakage energy. One approach is to count the total number of misses in a cache and upsize/ downsize the cache depending on whether the miss count is greater or lesser than a preset value. The cache dynamically resizes to the applicationâ„¢s required size and the unused sections of the cache are shut off. Another method called cache decay turns off the cache lines when they hold data not likely to be reused. The cache lines are shut off during their dead time that is during the time after the last access and before the eviction. After a specific number of cycles have elapsed and still if the data is unused then that cache line is shut off. Another approach was to disable portion of the cache ways called selective cache ways. This method, which is application sensitive, enables all the cache ways (a way is one of the n sections in an n-way set associative cache) when high performance is required and enables only a subset of the ways when cache demands are not high.

This paper is organized as follows, section 1 narrates the work done related to this problem, section 2 describes our approach, which uses a time based decay policy in a partitioned architecture of level “ 2 cache and finally section 3 presents the conclusion.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: architectural details, architectural thesis on hospital, architectural design for earthquake resistanceppt, architectural diagram of manet, using data mining technique to reduce test suite, what methods can be used to reduce leakage flux in transformers, powered by smf architectural,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Embryonics Approach Towards Integrated Circuits computer science crazy 3 2,866 21-03-2015, 10:46 PM
Last Post: Guest
  APPLE – A Novel Approach for Direct Energy Weapon Control project topics 13 6,990 04-03-2013, 11:43 AM
Last Post: seminar details
  EMBRYONIC APPROACH TO INTEGRATED CHIPS computer science topics 1 2,277 17-02-2013, 07:56 AM
Last Post: Guest
  Concepts for wireless energy transmission via laser seminar class 1 2,174 22-11-2012, 01:34 PM
Last Post: seminar details
  Spectrum sensing based on energy detection smart paper boy 1 2,821 03-10-2012, 12:46 PM
Last Post: seminar details
  Seminar Report On Ovonic Unified Memory mechanical wiki 2 3,894 09-06-2012, 11:27 AM
Last Post: computer girl
  Energy Conservation in Automobile Traffic and Transportation computer girl 0 732 07-06-2012, 01:22 PM
Last Post: computer girl
  PHINES FLASH MEMORY seminar projects crazy 1 1,807 13-03-2012, 11:58 AM
Last Post: seminar paper
  Phines Flash Memory Electrical Fan 1 1,565 13-03-2012, 11:58 AM
Last Post: seminar paper
  DYNAMIC MEMORY ACCESS MANAGEMENT FOR HIGH PERFORMANCE DSP APPLICATIONS USING HIGH-LEV Wifi 1 2,088 05-03-2012, 09:50 PM
Last Post: ravikumar.r

Forum Jump: