BUILT IN SELF TEST FOR A CMOS ALU
#1

BUILT IN SELF TEST FOR A CMOS ALU

Abstract:- A technique is proposed for implementing BIST (built-in self-test) in a CMOS arithmetic and logic unit (ALU). The approach covers single stuck-open faults and all functional faults that do not induce memory effects. The specific fault set covered by the test includes: (1) all single stuck-open faults on n and p transistors anywhere in the ALU (F1 faults); and (2) all functional faults that affect any single-bit slice of the (F2 faults), a functional fault being any fault that changes one combinational function into another. Functional faults in multiple slices are also detectable, as long as they do not generate identical responses in all even-numbered or odd-numbered ALU slices. With common techniques for test vector generation and response-verification, this BIST implementation provides higher fault coverage with only a small increase in surface area.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: cmos noise modeling, gate array cmos, built in self test in vlsi ppt, maturity test in concrete, materials for built a 900 1800 gsm mobile jammer, layin operation for built up shore system, iq test,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Messages In This Thread
BUILT IN SELF TEST FOR A CMOS ALU - by computer science crazy - 17-09-2009, 09:56 PM

Possibly Related Threads...
Thread Author Replies Views Last Post
  TEST PLATFORM FOR SECURE WIRELESS COMMUNICATION USING XTEA computer science crazy 3 3,403 05-03-2012, 10:36 AM
Last Post: seminar paper
  INTELLIGENT BATTERY CHARGING USING PIC16F73 MICRO CONTROLLER FOR MISSILE TEST EQUIPME computer science crazy 1 3,437 09-01-2012, 02:51 PM
Last Post: yuvagiri
  Ultralow-power CMOS/SOI LSI Design for Future Mobile Systems seminar class 2 1,578 10-09-2011, 10:04 AM
Last Post: seminar addict
  CMOS Image Sensors smart paper boy 0 1,131 29-08-2011, 04:38 PM
Last Post: smart paper boy
  Design of Low Power CMOS Circuits with Energy Recovery smart paper boy 0 941 24-08-2011, 12:20 PM
Last Post: smart paper boy
  Improving Smart Card Security using Self-timed Circuits smart paper boy 0 769 29-07-2011, 02:41 PM
Last Post: smart paper boy
  Self-Adaptive Handoff Management for Mobile Streaming Continuity seminar class 0 1,184 12-05-2011, 02:39 PM
Last Post: seminar class
  Fault-Tolerant and Bayesian Approaches to Self-Organizing Neural Networks seminar class 0 795 09-05-2011, 11:46 AM
Last Post: seminar class
  Synthetic Tests of Capacitive Current Switching Using a Test Vessel seminar class 0 1,078 07-05-2011, 03:13 PM
Last Post: seminar class
  Swarm-Bots: Swarm of Mobile Robots able to Self-assemble and Self-organize seminar class 0 1,176 05-05-2011, 03:10 PM
Last Post: seminar class

Forum Jump: