hello, i'm a 2nd sem mtech student and i selected "low power multiplier design using bzfad architecture" as my mini project. i tried writing the code for it but i was'nt successful. now i'm in a do or die situation since i need to submit my project within 3 day. can please anyone help me with the code for "low power multiplier design using bzfad architecture" in vhdl or verilog.

mail id: v.vinutha05[at]gmail.com