Definition

Seeing the technical difficulties in cranking higher clock speed out of the present single core processors, dual core architecture has started to establish itself as the answer to the development of future processors. With the release of AMD dual core opteron and Intel Pentium Extreme edition 840, the month of April 2005 officially marks the beginning of dual core endeavors for both companies.

The transition from a single core to dual core architecture was triggered by a couple of factors. According to Moore's Law, the number o ....etc

[:=Read Full Message Here=:]

hi........i m searching for the above prescribed topic.plz upload as soon as possible. ....etc

[:=Read Full Message Here=:]

Computer performance has been driven largely by decreasing the size of the chips while increasing the number of transistors they contain. In accordance with Moore?s law, this has caused chip speed to rise and prices to drop. However transistors can?t shrink forever. As components grow thinner, chip manufactures have struggled to cap power usage and heat generation. Even performances enhancing approaching like running multiple instructions per thread have bottomed out. In response manufactures are building chips with multiple cooler running, mor ....etc

[:=Read Full Message Here=:]

Open Wireless Architecture - The Core to 4G Mobile
Communications


Abstract


Mobile communication is continuously one of the
hottest areas that are developing at a booming speed,
with advanced techniques emerging in all the fields of
mobile and wireless communications. Current times
are just the beginning for deploying 3G mobile
communication systems, while research on the next
generation of mobile communications, 4G wireless and
mobile networks begin to pave the way for the future.
This article studies the visions of 4G from ....etc

[:=Read Full Message Here=:]

If you have you lost count of the times you find your computer lagging when you work on several AutoCAD projects while also zipping your entire C drive, and burning a series of CDs, or if youâ„¢ve just hoped that you could find an expensive new computer feature that is more status symbol than performance, here the answer; you should be happy to hear about the new systems work.A dual-core processor is a CPU with two separate cores on the same die, each with its own cache. Itâ„¢s the equivalent of getting ....etc

[:=Read Full Message Here=:]

Differentiated Bandwidth Allocation with TCP Protection in Core Routers


Abstract

Differentiated Services (DiffServ) networks categorize routers into edge routers and core routers.In core routers, one of the technological challenges is how to implement differentiated bandwidth allocation and TCP protection together with low complexity.We present an Active Queue Management (AQM) scheme called CHOKeW. A method is borrowed from a previous scheme, CHOKe, which draws a packet at random from the buffer, compares it with the arriving packet, a ....etc

[:=Read Full Message Here=:]

Abstract:
CORE BANKING/ONLINE BANKING

The Online Banking is an application that has been developed for a well-established regional bank operating primarily in south India. The bank has several branches in key cities and towns in the north. In the world of this competitive environment and technological development, the bank has been totally computerized in the last 3 years, and to increase its customer base has started planning, for a concept called as e-banking; with this concept the bank wants to move very nearer to the customers and inc ....etc

[:=Read Full Message Here=:]

Dusa Sindhoori
B.Tech
Sree Chaitanya College Of Engineering
LMD colony
Karimnagar

I want the abstract,ppt,documentation and details about the topic Future evolution of microprocessor from single core to multi core
please send these details to [email protected]
please send the details which i requested ....etc

[:=Read Full Message Here=:]

ABSTRACT

Existing SoC debug techniques mainly target bus-based systems. They are not readily applicable to the emerging system that use Network-on-Chip (NoC) as on-chip communication scheme. In this paper, we present the detailed design of a novel debug probe (DP) inserted between the core under debug (CUD) and the NoC. With embedded configurable triggers, delay control and time stamping mechanism, the proposed DP is very effective for inter-core transaction analysis as well as controlling embedded cores' debug processes. Experimental result ....etc

[:=Read Full Message Here=:]

Transformer Basics
An electrical device that transfers energy from one circuit to another purely by magnetic inductive coupling.

Review of transformer losses
No load Loss (Excitation Loss) includes the hysteresis loss and eddy current loss.
excitation loss: energy lost by reversing the magnetic field in the core by the alternating AC.
mechanical loss: bearing friction,brush friction and windage loss

Load Loss (Impedance Loss)
Stray loss: It includes distortion of air-gap flux and also due to the due to non uniform ....etc

[:=Read Full Message Here=:]