Towards Real-Time Compression of Hyperspectral Images Using Virtex-II FPGAs
Antonio Plaza
Department of Computer Science, University of Extremadura
Avda. de la Universidad s/n, E-10071 Caceres, Spain


Abstract.
Hyperspectral imagery is a new type of high-dimensional image data which is now used in many Earth-based and planetary exploration applications. Many efforts have been devoted to designing and developing compression algorithms for hyperspectral imagery. Unfortunately, most availa ....etc

[:=Read Full Message Here=:]

Guide to Using Field Programmable Gate Arrays (FPGAs) for
Application-Specific Digital Signal Processing Performance



Gregory Ray Goslin
Digital Signal Processing Program Manager
Xilinx, Inc.
2100 Logic Dr.
San Jose, CA 95124



Abstract:


FPGAs have become a competitive alternative for high performance DSP applications, previously dominated by general purpose DSP and ASIC devices. This paper describes the benefits of using an FPGA as a DSP Co-proc ....etc

[:=Read Full Message Here=:]

Introduction

FPGA Architecture

-The FPGA is like a chess board with every square being a CELL
-Elements inside FPGAs are combin- ational cell and sequential cells.
-Through specific configuration of internal structures the FPGA can realize different circuits.
-The programmable logic blocks are the central elements.
-Circuit structures are implemented using hardware description languages such as VHDL to configure the new soft hardware.
....etc

[:=Read Full Message Here=:]

Embedded DSP: Mini Project
- Realization of a simple Digital Voice Recorder
Labaratory Project: Real-Time Signal Processing with SHARC 21061
Objectives
• To become familiar with Visual DSP++ and the SHARC-EZ-KIT-Lite.
• Learn to program and use a control flow.
• Learn how to use interrupt driven I/O.
• Learn how to use I/O by polling mode.
• Learn to use Codec functions
The Voice Recorder should be able to store 3 records which means that 3
buffers are necessary.
• Two records use a DM-data bu ....etc

[:=Read Full Message Here=:]

I am doing a project on realization of clustering using k-means algorithm.

Can any one help me to realize the following matlab codes,how it works,specifications and detail explanations regarding the code functions and its implementations, please help me out.


1.
function d=DistMatrix(A,B)
=size(A);
=size(B);
if hA==1& hB==1
d=sqrt(dot((A-B),(A-B)));
else
C=;
D=flipud(C);
E=;
F=flipud(E);
G=A*C;
H=A*D;
I=B*E;
J=B*F;
d=sqrt((G-I').^2 ....etc

[:=Read Full Message Here=:]

Introduction

FPGA Architecture

-The FPGA is like a chess board with every square being a CELL
-Elements inside FPGAs are combin- ational cell and sequential cells.
-Through specific configuration of internal structures the FPGA can realize different circuits.
-The programmable logic blocks are the central elements.
-Circuit structures are implemented using hardware description languages such as VHDL to configure the new soft hardware.
....etc

[:=Read Full Message Here=:]

presented by:
John Canny


Design Realization
Last Time
 More on kinematics and IK.
 Some concepts from dynamics.
This time: Manufacturing & Materials
 Manufacturing is undergoing a revolution:
 Traditional methods:
 Casting, molding, fusing, slumping
 Milling, lathing (non CNC-versions)
 Stamping
 Rolling, extrusion
 Shape is “write-once” (not programmable) in these methods
Next-wave Manufacturing
 Reprogramming shape:
 CNC machining:
A computer outputs ....etc

[:=Read Full Message Here=:]

MOBILE AUGMENTED REALITY-REALIZATION



INTRODUCTION
Augmented reality (AR) is a term for a live direct or indirect view of a physical real-world environment whose elements are augmented by virtual computer-generated imagery. It is related to a more general concept called mediated reality in which a view of reality is modified (possibly even diminished rather than augmented) by a computer. As a result, the technology functions by enhancing one’s current perc ....etc

[:=Read Full Message Here=:]

VHDL
VHDL code is used to describe the required behavior of the digital circuit. The VHDL
description will then be synthesized by the software tools for the purpose of hardware implementation and also the description can be simulated on the computer for the purpose of testing and verifying. In short, the VHDL descrition of the code will be analyzed, compiled, and synthesized. just a configuration file i ssent to the FPGA for the purpose of hardware implementation.
The newer higher capacity devices provide additional challenges as mo ....etc

[:=Read Full Message Here=:]

Presented By:
Syed Shahzad Shah, Faisal Suleman and Saqib Yaqub
Chameleon Logics
ABSTRACT
Forward Error Correction techniques are utilized for correction of errors at the receiver end. Convolutional encoding is an FEC technique that is particularly suited to a channel in which the transmitted signal is corrupted mainly by additive white gaussian noise (AWGN). The Viterbi decoding is one of two types of decoding algorithms used with convolutional encoding-the other type is sequential decoding. Sequential decoding has the advantage ....etc

[:=Read Full Message Here=:]