Can somebody help on this ?



I want to create 4 bit subtractor with 7483

....etc

[:=Read Full Message Here=:]

want a report on c-mos full adder for energy efficient arithmetic applications ....etc

[:=Read Full Message Here=:]

Presented By
Haseena Hassan


The Half Adder & Full Adder
The Half Adder
Adds two binary digits
Produces a sum bit(S) and a carry bit(C)
Carry C is the AND of A and B
ie,C=AB
Sum is the X-OR of A and B
ie,S=AB+AB
The Full Adder
Adds two bits and a carry input
Outputs a sum bit and a carry
Adds the bit A&B and carry frm previous column(carry in)
Logic Diagram of full adder
....etc

[:=Read Full Message Here=:]

Abstract
In this paper, we review the logical effort model presented in . Based on the HSPICE simulation results using 0.18/Jm, CMOS technology as applied to logic blocks used in arithmetic circuits; we analyze the efficiency of the model and also present modifications that include modeling of wire delay. We propose a new model for logical effort that will better fit the behavior of these blocks. The results are applicable for evaluation of arithmetic units as well as for development of new arithmetic algorithms. Our ultimate objective is ....etc

[:=Read Full Message Here=:]

project report on c-mos full adder for energy efficient arithetic appications ....etc

[:=Read Full Message Here=:]

Abstract
This paper describes a single-chip CMOS quad-band(850/900/1800/1900 MHz) RF transceiver for GSM/GPRS applications.It is the most important design issue to maximize resourcesharing and reuse in designing the multiband transceivers. Inparticular, reducing the number of voltage-controlled oscillators(VCOs) required for local oscillator (LO) frequency generation isvery important because the VCO and phase-locked loop (PLL) circuitsoccupy a relatively large area.We propose a quad-band GSMtransceiver architecture that employs a direc ....etc

[:=Read Full Message Here=:]

Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System

Reference Paper:
Chiou-Kou Tung, “A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System,”

Supervisor: Presented By:
Asst. Prof. K.V. Rao Venkatarao Selamneni
MNNIT, Allahabad Reg No.:2009VL18


Introduction

In this paper, a low-power high-speed CMOS
full adder core is proposed.
The five full adders will be compared with the
new proposed full adder.
There are two major methodologies to improve
adder’s pe ....etc

[:=Read Full Message Here=:]

import java.applet.*;
import java.awt.*;
import java.awt.event.*;
import java.awt.Choice.*;
//
public class Awte extends Applet implements TextListener,ActionListener
{
int a,b,c;
String s;
TextField f1,f2,f3;
Label l1,l2,l3;
Button Add,Sub,Mul,Div;
public void init()
{
//setBackground(Color.green);
setForeground(Color.red);
l1=new Label(First number);
l2=new Label(Second number);
l3=new Label(Result);
f1=new TextField(10);
f2=new Te ....etc

[:=Read Full Message Here=:]

please send me clear report of low power and area efficient carry select adder..... ....etc

[:=Read Full Message Here=:]

A Low-Power Small-Area 1-bit Full Adder Cell in a 0.35μm CMOS Technology for Biomedical Oriented System-on-Chip Applications
Abstract:-
In this paper a low-power small-area 1-bit CMOSbased adder cell is being introduced. It needs only 14 transistors and relies on low-power XOR/XNOR cells, transmission function logic and pass-gate logic cells to compute the sum and carry-out bits with rail-to-rail output swing. The proposed adder cell, which has been designed and laid out according to the layout requirements o ....etc

[:=Read Full Message Here=:]