VT ARCHITECTURE
#1

Parallelism and locality are the key application characteristics exploited by computer architects to make productive use of increasing transistor counts while coping with wire delay and power dissipation. Conventional sequential ISAs provide minimal support for encoding parallelism or locality, so high-performance implementations are forced to devote considerable area and power to on-chip structures that extract parallelism or that support arbitrary global communication. The large area and power overheads are justified by the demand for even small improvements in performance on legacy codes for popular ISAs. Many important applications have abundant parallelism, however, with dependencies and communication patterns that can be statically determined. ISAs that expose more parallelism reduce the need for area and power intensive structures to extract dependencies dynamically. Similarly, ISAs that allow locality to be expressed reduce the need for long range communication and complex Interconnect.

The challenge is to develop an efficient encoding of an application?s parallel dependency graph and to reduce the area and power consumption of the micro architecture that will execute this dependency graph. All these challenges are met by unifying the vector and multithreaded execution models with the vector-thread (VT) architectural paradigm. VT allows large amounts of structured parallelism to be compactly encoded in a form that allows a simple micro architecture to attain high performance at low power by avoiding complex control and datapath structures and by reducing activity on long wires. The VT programmer?s model extends a conventional scalar control processor with an array of slave virtual processors (VPs). VPs execute strings of RISC-like instructions packaged into atomic instruction blocks (AIBs). To execute data-parallel code, the control processor broadcasts AIBs to all the slave VPs. To execute thread parallel code, each VP directs its own control flow by fetching its own AIBs. Implementations of the VT architecture can also exploit instruction-level parallelism within AIBs. In this way, the VT architecture supports a
modeless intermingling of all forms of application parallelism. This flexibility provides new ways to parallelize codes that are difficult to vectorize or that incur excessive synchronization costs when threaded. Instruction locality is improved by allowing common code to be factored out and executed only once on the control processor, and by executing the same AIB multiple times on each VP in turn. Data locality is improved as most operand communication is isolated to within an individual VP.

SCALE, a prototype processor, is an instantiation of the vector-thread architecture designed for low-power and high-performance embedded systems. As transistors have become cheaper and faster, embedded applications have evolved from simple control functions to cellphones that run multitasking networked operating systems with real time video, three-dimensional graphics, and dynamic compilation of garbage collected languages. Many other embedded applications require sophisticated high-performance information processing, including streaming media devices, network routers, and wireless base stations. Benchmarks taken from these embedded domains can be mapped efficiently to the SCALE vectorthread architecture. In many cases, the codes exploit multiple types of parallelism simultaneously for greater efficiency.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: vt architecture, superscalar architecture, architecture of vt, pfusion architecture, lonworks architecture, c3d architecture pllc, dnssec architecture,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  FLEXIBLE HARDWARE ARCHITECTURE OF HIERARCHICAL K-MEANS CLUSTERING FOR LARGE CLUSTER N seminar class 3 2,162 04-07-2011, 01:15 PM
Last Post: lokeshvaddla
  Implementation of a Multi-Processing Architecture Approach on FPGA seminar-database 0 1,108 20-05-2011, 08:12 AM
Last Post: seminar-database
  Floating-Point FPGA: Architecture and Modeling seminar-database 0 1,191 19-05-2011, 03:36 PM
Last Post: seminar-database
  The Web Sensor Gateway Architecture for ZIGBEE seminar class 1 1,891 03-05-2011, 12:55 PM
Last Post: seminar class
  SUPERSCALAR ARCHITECTURE ppt. seminar surveyer 0 2,098 28-01-2011, 02:40 PM
Last Post: seminar surveyer
  DIRECT DIGITAL RF MODULATOR: A MULTI-FUNCTION ARCHITECTURE FOR A SYSTEM-INDEPENDENT R science projects buddy 0 1,594 18-12-2010, 10:04 PM
Last Post: science projects buddy
  The Autonomic Network Architecture (ANA) projectsofme 0 1,096 26-11-2010, 10:51 AM
Last Post: projectsofme
  Blue Gene Architecture project report helper 0 1,011 12-10-2010, 09:41 AM
Last Post: project report helper
  MAGNETIC RESONANCE IMAGING SIMULATION ON A GRID COMPUTING ARCHITECTURE full report computer science topics 0 1,695 16-06-2010, 09:17 PM
Last Post: computer science topics
  The Pure IP Moby Dick 4G Architecture seminar presentation 0 1,086 21-05-2010, 11:55 PM
Last Post: seminar presentation

Forum Jump: