plz send me verilog code for low power area efficent carry select adder
|
verilog code for low power and area efficient carry select adder
|
plz send me verilog code for low power area efficent carry select adder
29-04-2017, 03:06 PM
Plz send me the vhdl code for low power area efficient carry select adder
02-05-2017, 09:56 AM
Carry Select Adder (CSLA) is one of the fastest adder used in many data processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is room to reduce the area and the energy consumption in the CSLA. This work uses a simple and efficient gate level modification to significantly reduce the area and power of the CSLA. Based on this modification of 8, 16, 32 and 64-b square root CSLA (SQRT CSLA) architecture have been developed and compared with the CSLA regular SQRT architecture.
The proposed design has reduced area and power compared to the regular CSLA SQRT with only a slight increase in delay. This work evaluates the performance of the proposed designs in terms of delay, area, power and their products at hand with logical effort and through custom design and design in 0.18 μm CMOS process technology. The results analysis shows that the proposed CSLA structure is better than the regular CSLA SQRT.
DESIGN of high-speed area and energy-efficient data path logic systems are one of the most substantial areas of research in VLSI system design. In digital adders, the rate of addition is limited by the time required to propagate a charge through the adder. The sum for each bit position in an elementary adder is generated sequentially only after the previous bit position has been added and a carry has been propagated to the next position. You can build additions for many numerical representations, such as BCD or Excess-3. Common adders work in binary numbers. Adders plays an important role in multiplication and other advanced design processors.
The proposed design has reduced area and power compared to the regular CSLA SQRT with only a slight increase in delay. This work evaluates the performance of the proposed designs in terms of delay, area, power and their products at hand with logical effort and through custom design and design in 0.18 μm CMOS process technology. The results analysis shows that the proposed CSLA structure is better than the regular CSLA SQRT.
DESIGN of high-speed area and energy-efficient data path logic systems are one of the most substantial areas of research in VLSI system design. In digital adders, the rate of addition is limited by the time required to propagate a charge through the adder. The sum for each bit position in an elementary adder is generated sequentially only after the previous bit position has been added and a carry has been propagated to the next position. You can build additions for many numerical representations, such as BCD or Excess-3. Common adders work in binary numbers. Adders plays an important role in multiplication and other advanced design processors.
|
« Next Oldest | Next Newest »
|
