Use of Gray Decoding for Implementation of Symmetric Functions
#1

Abstract
This paper discusses reduction of the number of product terms in representation of totally symmetric Boolean functions by Sum of Products (SOP) and Fixed Polarity Reed- Muller (FPRM) expansions. The suggested method reduces the number of product terms, correspondingly, the implementation cost of symmetric functions based on these expressions by exploiting Gray decoding of input variables. Although this decoding is a particular example of all possible linear transformation of Boolean variables, it is efficient in the case of symmetric functions since it provides a significant simplification of SOPs and FPRMs. Mathematical analysis as well as experimental results demonstrate the efficiency of the proposed method. Index Terms—Symmetric function, Gray code, linear transformation, autocorrelation.
I. INTRODUCTION
Linearization of switching functions based on linear transformation of variables is a classical method of optimization in circuit synthesis originating already in 1958 [22]. It has been recently efficiently exploited by several authors and discussed for different aspects due to its : 1) Effectiveness. When properly performed, the method provides considerable savings in complexity of the representation of functions with respect to different optimization criteria. 2) Simplicity of the implementation. The overhead comprises EXOR circuits required to perform the selected linear combination of variables. The overhead is usually quite negligible compared to the overall complexity of the implementation [12]. The linearization can be performed over different data structures used to represent functions. For example, it has been performed over Sum-of-Product (SOP) expressions [10], [13], [15], [28], AND-EXOR expressions [5], word-level expressions [27] as well as decision diagrams [7], [14], [18]. In spectral techniques, this method is studied as a mean to reduce the number of non-zero coefficients in spectral expressions for discrete functions [8], [12]. In [12], [20], and [21] the extensions to multiple-valued logic functions are discussed. The complexity of determining an optimal non-singular binary matrix that defines the optimal linear transformation of variables is NP-complete. For this reason different strategies have been suggested in exploiting this method. In searching for exact optimum, some restrictions should to be made on the number of variables in functions processed. For example, it has been reported in [7] that the complete This work was supported by BSF under grant 2002259 search over all possible linear transformations is feasible for functions up to seven variables within reasonable space and time resources. Another approach is to restrict considerations to particular classes of functions. For instance, in [10], [27] a method has been used for specific circuits, such as n-bit adders and an optimal linear transform has been found. Alternatively, nearly optimal solutions can be provided by deterministic algorithms if analysis of additional information about the functions can be provided. In this direction, research has been reported by analyzing besides the functions their Walsh coefficients and autocorrelation coefficients, see, for instance, [8], [12] and [14] and references therein. In this paper, we discuss a compromising approach. We show that when the class of functions is the totally symmetric Boolean functions, then an efficient linear transformation of variables can be determined analytically, it reduces to Gray decoding of input variables. A justification to consider symmetric functions can be found in the following considerations. Symmetric Boolean functions represent an important fraction of Boolean functions. There are 2n+1 binary-valued symmetric functions out of 22n functions. There are efficient circuit-based methods and complete BDDbased methods for identifying symmetries of completely and incompletely specified functions [11], [17], [19], [23], [29], [32]. In last several years, symmetric functions have been studied from different aspects. Optimal Fixed Polarity Reed-Muller (FPRM) expansions for totally symmetric functions are discussed in [4], [31] and references therein. A lower bound on the number of gates in conjunctive (disjunctive) normal form representation of symmetric Boolean functions is given in [30] and a method for generating a minimal SOP cover is presented in [3]. A multilevel synthesis of symmetric functions which exploits the disjoint decomposability and weight dependency of the functions is presented in [16] and a mapping of symmetric and partially symmetric functions to the CA-type FGPAs was suggested in [2]. A new expansion of symmetric functions and their application to non-disjoint functional decompositions for LUT-type FPGAs is presented in [25]. In this paper we show that the Gray decoding of the input variables almost always reduces the complexity in terms of the above three measures: the number of gates in two-level realization, the number of FPRM terms and the number of FPGA LUTs.


Download full report
http://googleurl?sa=t&source=web&cd=2&ve...y-Symm.pdf&ei=JCdTTqjoJ4XrrQfo66XkDg&usg=AFQjCNGDBWyujAl-nPODdZgHAuutu2BrjA
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: gray markel method, implementation of obstacle aviodance and zigbee control functions for omni directional mobile robot, content transfer decoding base64, decoding base64 java, iris recognition using circular symmetric filters, net decoding base64, pgm portable gray map,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  DESIGN AND IMPLEMENTATION OF GOLAY ENCODER AND DECODER computer science crazy 2 23,244 26-08-2016, 03:46 PM
Last Post: anasek
  GSM based SCADA implementation using Microcontroller project report tiger 19 27,492 31-05-2016, 12:13 PM
Last Post: dhanabhagya
  DESIGN AND IMPLEMENTATION OF ASYNCHRONOUS FIFO FOR EMBEDDED APPLICATIONS computer science crazy 1 22,556 14-04-2015, 05:38 PM
Last Post: Guest
  DESIGN AND IMPLEMENTATION OF RADIX-4 BOOTH MULTIPLIER USING VHDL project computer science technology 8 24,728 12-11-2013, 05:36 AM
Last Post: Guest
  Implementation of Static VAR Compensator for Improvement of Power System Stability seminar class 1 1,951 17-11-2012, 11:38 AM
Last Post: seminar details
  IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD (AES) computer science crazy 5 4,368 14-03-2012, 02:50 PM
Last Post: kapilbanga111
  Low Power Multiplier Implementation full report project topics 4 3,567 29-02-2012, 09:55 AM
Last Post: seminar paper
  VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique seminar class 5 2,849 23-02-2012, 10:25 PM
Last Post: Divya Dp
  Multiplier Accumulator Component VHDL Implementation seminar projects crazy 5 6,125 23-02-2012, 04:55 PM
Last Post: seminar paper
  Design and Implementation of Mars Rover using Wireless Technology project topics 3 3,352 16-02-2012, 02:36 PM
Last Post: seminar paper

Forum Jump: