01-02-2013, 02:59 PM
Sir I am PG scholar in VLSI DESIGN and want to know some current and promising topics for thesis using VERILOG HDL.
Thanks
m tech thesis based on verilog 2012
|
« Next Oldest | Next Newest »
|