FPGA Implementation(s) of a Scalable Encryption Algorithm
#1

SEA is a scalable encryption algorithm targeted for small embedded applications. controllers, smart cards or processors software implementation was the target of SEA when it was introduced. its performances in recent FPGA
devices is discussed here. A loop architecture of the block cipher is presented in order to do this. full flexibility for any parameter is an advantage of this system other than its low cost. generic VHDL coding is used here. The small area requirements are also kept. SEA is also compard with the similar algorithms like Standard Rijndael and ICEBERG.

INTRODUCTION
SEA is a parametric block cipher for resource constrained systems like sensor networks, RFIDs etc. processors with a limited instruction set like AND, OR , XOR etc was the main target of SEA. The algorithm accepts the plaintext, key and the bus sizes as the parameters and can be straightforwardly adapted to various implementation contexts.
embedded software applications using microcontrollers can benefit from this technique. The algorithm’s scalability is turned into a fully generic VHDL design. With this , the bus size, plaintext , and key can be easily varied and re-implemented without any software modifications.

get the reoprt here:
http://mediafire?t45ahxcjpffq9wc
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: deal encryption algorithm, fpga implementation of viterbi algorithm ppt, implementation of linkguard algorithm, kruskal algorithm implementation i, implementation scrambler fpga, encryption algorithm attacks, tiny encryption algorithm arduino,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  DESIGN AND IMPLEMENTATION OF GOLAY ENCODER AND DECODER computer science crazy 2 23,323 26-08-2016, 03:46 PM
Last Post: anasek
  GSM based SCADA implementation using Microcontroller project report tiger 19 27,548 31-05-2016, 12:13 PM
Last Post: dhanabhagya
  DESIGN AND IMPLEMENTATION OF ASYNCHRONOUS FIFO FOR EMBEDDED APPLICATIONS computer science crazy 1 22,629 14-04-2015, 05:38 PM
Last Post: Guest
  DESIGN AND IMPLEMENTATION OF RADIX-4 BOOTH MULTIPLIER USING VHDL project computer science technology 8 24,781 12-11-2013, 05:36 AM
Last Post: Guest
  Scalable Multicasting in Mobile Ad Hoc Networks smart paper boy 1 1,409 29-11-2012, 01:06 PM
Last Post: seminar details
  Implementation of Static VAR Compensator for Improvement of Power System Stability seminar class 1 1,955 17-11-2012, 11:38 AM
Last Post: seminar details
  IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD (AES) computer science crazy 5 4,374 14-03-2012, 02:50 PM
Last Post: kapilbanga111
  Low Power Multiplier Implementation full report project topics 4 3,571 29-02-2012, 09:55 AM
Last Post: seminar paper
  VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique seminar class 5 2,862 23-02-2012, 10:25 PM
Last Post: Divya Dp
  Multiplier Accumulator Component VHDL Implementation seminar projects crazy 5 6,128 23-02-2012, 04:55 PM
Last Post: seminar paper

Forum Jump: