Multicast Routing with Delay and Delay Variation Constraints for Collaborative Applications on Overlay Networks

Maximum variation in the delays from a source to the destinations. The time-complexity of our Algorithm is O (|E| +nk log (|E|/n) +m2 k), where n and |E| are the number of nodes and edges in the network, respectively, k is the Number of shortest paths determined, and Abstract”Computer supported collaborative applications on overlay networks are gaining popularity among users who are geographically dispers ....etc

[:=Read Full Message Here=:]

COMPRESSORS, PUMPS, AND PIPELINE FITTINGS

B. S. Zakharov



It is shown that when sucker-rod pumps are used, fluid leakage in seals of plunger-cylinder and valve pair
through hole and radial slot is proportional to the area of the flow section and is also dependent on the
shape of the latter. A new type of mechanical seal has been developed that reduces leakage significantly
and increases efficiency and nonfailure operating life of piston or plunger pumps.
The key operational parameters of sucker-r ....etc

[:=Read Full Message Here=:]

MONOLITHIC LOW-POWER 16 B 1 SAMPLE/S SELF-CALIBRATING PIPELINE ADC

Abstract:- Pipelined architectures enable the implementation of high-speed, high-resolution, low-power analog-to-digital converters (ADCs). Concurrent processing of analog signals results in power and/or speed advantages over flash and multi step ADC architectures. While self-calibration techniques reduce the effects of component mismatches, the digital crosstalk due to correction circuitry can degrade the noise and linearity performance of the overall converter. Previous pip ....etc

[:=Read Full Message Here=:]

A PIPELINE FAST FOURIER TRANSFORM FOR DIGITAL SPECTRUM ANALYSIS

Abstract:- This paper describes a novel structure for a hardwired fast Fourier transform (FFT) signal processor that promises to permit digital spectrum analysis to achieve throughput rates consistent with extremely wide-band radars. The technique is based on the use of serial storage for data and intermediate results and multiple arithmetic units each of which carries out a sparse Fourier transform. Details of the system are described for data sample sizes that are binary multi ....etc

[:=Read Full Message Here=:]

Presented by:
Deepthi Amuru


Abstract—Online clock skew scheme is proposed in this paper to improve the performance of the asynchronous wave-pipelined circuits. In conventional pipelining technique, the operating frequency is increased by dividing the combinational logic into number of stages and registers are introduced between the stages. Where, all the registers are fed with a global clock. Wave-pipelining technique maximizes the logic utilization without inserting internal registers so that we can achie ....etc

[:=Read Full Message Here=:]

sir, i am doing project about detecting artifacts in eeg by using ica
plz help me to complete independent component analysis code ....etc

[:=Read Full Message Here=:]

Abstract
The effect of microprocessor pipeline depth on performance is considered. It is found that pipeline depth is a tradeoff between various factors, including the degree of superscalar processing, fraction of pipeline hazards, the fabrication technology of the processor, and the processor workload. The degree of instruction level parallelism decreases the optimal pipeline depth, while the lack of pipeline stalls increases the optimal pipeline depth. As we increase pipeline depth, there is a competition between greater pipeline throughput ....etc

[:=Read Full Message Here=:]

ABSTRACT
As power consumption of the clock tree in modern VLSI designs
tends to dominate, measures must be taken to keep it
under control. This paper introduces an approach for reducing
clock power based on clock gating. We present a methodology
that, starting from an RTL description, automatically
generates a set of constraints for driving the construction of
the clock tree by the clock synthesis tool. The methodology
has been fully integrated into an industry-strength design
flow, based on Synopsys DesignCompiler (front-end) ....etc

[:=Read Full Message Here=:]

DIGITAL VIDEO PIPELINE

Abstract:- The Digital Video Pipeline provides a very modular way of connecting together any number of video circuits. Its unique pipelined structure also provides an inherent way of overlaying video. It refers to is Standard Definition BT656 YCbCr (4:2:2).

A full frame of interlaced video consists of two almost identical fields. The first field contains all the odd video lines and the second field contains all the even video lines. A field is made up of three distinct regions, first blanking period, active video an ....etc

[:=Read Full Message Here=:]

Abstract”
Computer supported collaborative applications on overlay networks are gaining popularity among users who are geographically dispersed. Examples of these kinds of applications include video-conferencing, distributed database replication, and online games. This type of application requires a multicasting subnetwork, using which messages should arrive at the destinations within a specified delay bound. These applications also require that destinations receive the message from the source at approximately the same time. The problem ....etc

[:=Read Full Message Here=:]