19-03-2011, 03:26 PM
[attachment=10584]
An Efficient Hardware Architecture for Multimedia Encryption and Authentication using the Discrete Wavelet Transform
Abstract:
A discrete wavelet transform (DWT) is any wavelet transform for which the wavelets are discretely sampled. As with other wavelet transforms, a key advantage it has over Fourier transforms is temporal resolution as it captures both frequency and location information. The discrete wavelet transform has a huge number of applications in science, engineering, mathematics and computer science. Most notably, it is used for signal coding, to represent a discrete signal in a more redundant form, often as a preconditioning for data compression.
The Discrete Wavelet Transform (DWT) has enabled research in image and video coding and has become a part of multiple next generation multimedia compression and transmission standards. The increasing importance of the DWT in image and multimedia compression applications has inspired the development of efficient hardware for implementations. Figure 1 shows some constraints in the design of a DWT filter. It must provide a high compression ratio and image reconstruction quality so as to serve the end
user requirements. Some other desired features include low hardware cost, low power requirements and high throughput of the system.
This paper introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems. The parameterized construction of the Discrete Wavelet Transform (DWT) compression block is used to introduce a free parameter in the design. It allows building a keyspace for lightweight multimedia encryption. The parametrization yields rational coefficients leading to an efficient fixed point hardware implementation. A clock speed of over 240 MHz was achieved on a Xilinx Virtex 5 FPGA. Comparison with existing approaches was performed to indicate the high throughput and low hardware overhead in adding the security feature to the DWT architecture.
Software’s/Tools:
• The project will be implemented using HDL.
• Simulation will be done to verify the functionality and synthesis will be done to get the NETLIST.
• Simulation and synthesis will be done using Xilinx Tools.
An Efficient Hardware Architecture for Multimedia Encryption and Authentication using the Discrete Wavelet Transform
Abstract:
A discrete wavelet transform (DWT) is any wavelet transform for which the wavelets are discretely sampled. As with other wavelet transforms, a key advantage it has over Fourier transforms is temporal resolution as it captures both frequency and location information. The discrete wavelet transform has a huge number of applications in science, engineering, mathematics and computer science. Most notably, it is used for signal coding, to represent a discrete signal in a more redundant form, often as a preconditioning for data compression.
The Discrete Wavelet Transform (DWT) has enabled research in image and video coding and has become a part of multiple next generation multimedia compression and transmission standards. The increasing importance of the DWT in image and multimedia compression applications has inspired the development of efficient hardware for implementations. Figure 1 shows some constraints in the design of a DWT filter. It must provide a high compression ratio and image reconstruction quality so as to serve the end
user requirements. Some other desired features include low hardware cost, low power requirements and high throughput of the system.
This paper introduces a zero-overhead encryption and authentication scheme for real-time embedded multimedia systems. The parameterized construction of the Discrete Wavelet Transform (DWT) compression block is used to introduce a free parameter in the design. It allows building a keyspace for lightweight multimedia encryption. The parametrization yields rational coefficients leading to an efficient fixed point hardware implementation. A clock speed of over 240 MHz was achieved on a Xilinx Virtex 5 FPGA. Comparison with existing approaches was performed to indicate the high throughput and low hardware overhead in adding the security feature to the DWT architecture.
Software’s/Tools:
• The project will be implemented using HDL.
• Simulation will be done to verify the functionality and synthesis will be done to get the NETLIST.
• Simulation and synthesis will be done using Xilinx Tools.
