Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System

[project report helper]

[attachment=6177]
Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System

Reference Paper:
Chiou-Kou Tung, “A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System,”

Supervisor: Presented By:
Asst. Prof. K.V. Rao Venkatarao Selamneni
MNNIT, Allahabad Reg No.:2009VL18

---

Introduction

In this paper, a low-power high-speed CMOS
full adder core is proposed.
The five full adders will be compared with the
new proposed full adder.
There are two major methodologies to improve
adder’s performance.

Review

Section review, which reviews the previous
outstanding full adder designs.
These five different types of adders are:
Conventional CMOS full adder
Transmission Function full adder
PTL-based full adder
HPSC full adder
Low-Energy Hybrid full adder