Wideband Sigma Delta PLL Modulator
#1
Music 

Wideband Sigma Delta PLL Modulator

The proliferation of wireless products over past few years has been rapidly increasing. New wireless standards such as GPRS and HSCSD have brought new challenges to wireless transceiver design. One pivotal component of transceiver is frequency synthesizer.

Two major requirements in mobile applications are efficient utilization of frequency spectrum by narrowing the channel spacing and fast switching for high data rates. This can be achieved by using fractional- N PLL architecture. They are capable of synthesizing frequencies at channel spacings less than reference frequency. This will increase the reference frequency and also reduces the PLL's lock time.

Fractional N PLL has the disadvantage that it generates high tones at multiple of channel spacing. Using digital sigma delta modulation techniques. we can randomize the frequency division ratio so that quantization noise of the divider can be transferred to high frequencies thereby eliminatory the spurs.

Conventional PLL

The advantages of this conventional PLL modulator is that they offer small frequency resolution, wider tuning bandwidth and fast switching speed. But they have insufficient bandwidth for current wireless standards such as GSM. so that they cannot be used as a closed loop modulator for digital enhanced codeless (DECT) standard. they efficiently filter out quantization noise and reference feed through for sufficiently small loop bandwidth.

Wide Band PLL

For wider loop band width applications bandwidth is increased. but this will results in residual spurs to occur. this due to the fact that the requirement of the quantization noise to be uniformly distributed is violated. since we are using techniques for frequency synthesis the I/P to the modulator is dc I/P which will results in producing tones even when higher order modulators are used. with single bit O/P level of quantization noise is less but with multi bit O/P s quantization noise increases.

So the range of stability of modulator is reduced which will results in reduction of tuning range. More over the hardware complexity of the modulator is higher than Mash modulator. In this feed back feed forward modulator the loop band width was limited to nearly three orders of magnitudes less than the reference frequency. So if it is to be used as a closed loop modulator power dissipation will increase.

So in order to widen the loop band width the close-in-phase noise must be kept within tolerable levels and also the rise of the quantization noise must be limited to meet high frequency offset phase noise requirements. At low frequencies or dc the modulator transfer function has a zero which will results in addition of phase noise. For that the zero is moved away from dc to a frequency equal to some multiple of fractional division ratio. This will introduce a notch at that frequency which will reduce the total quantization noise. Now the quantization noise of modified modulator is 1.7 times and 4.25 times smaller than Mash modulator.

At higher frequencies quantization noise cause distortion in the response. This is because the step size of multi bit modulator is same as single bit modulator. So more phase distortion will be occurring in multi bit PLLs. To reduce quantization noise at high frequencies the step size is reduced by producing functional division ratios. This is achieved by using a phase selection divider instead of control logic in conventional modulator. This divider will produce phase shifts of VCO signal and changes the division ratio by selecting different phases from the VCO. This type of divider will produce quarter division ratios.
Reply
#2
please sent me detailed report on pll modulator
Reply
#3

thanksssssssssssssssss
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: delta dmd beograd, delta plc, 6 sigma doc, matlab implementation pll, ppt on wideband sigma delta pll modulator, innovative manufacturing delta bc, reactance modulator using jfet,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  IMOD-Interferometric modulator full report seminar presentation 3 11,364 18-07-2015, 10:14 AM
Last Post: [email protected]
  Wideband Sigma Delta PLL Modulator project topics 2 1,407 06-03-2013, 09:33 PM
Last Post: Guest
  Wideband Sigma Delta PLL Modulator full report computer science technology 2 4,962 21-01-2013, 03:13 PM
Last Post: seminar details
  fuzzy based call admission control in wideband cdma cellular networks full report project topics 2 2,477 22-11-2012, 01:05 PM
Last Post: seminar details
Tongue Wideband Sigma Delta PLL Modulator (Download Full Report And Abstract) computer science crazy 6 3,923 04-10-2011, 09:50 AM
Last Post: seminar addict
  PROGRAMMABLE SYSTEM ON CHIP IMPLEMENTATION OF 16 BIT SIGMA DELTA MODULATOR seminar class 0 1,068 17-02-2011, 09:37 AM
Last Post: seminar class
  PERFORMANCE ANALYSIS OF WIDEBAND CDMA SYSTEMS IN A LOGNORMAL FADING CHANNEL seminar surveyer 0 788 13-01-2011, 02:37 PM
Last Post: seminar surveyer
  A Compressed Sensing Based Ultra-Wideband Communication System seminar surveyer 0 1,317 10-01-2011, 03:51 PM
Last Post: seminar surveyer
  DIRECT DIGITAL RF MODULATOR: A MULTI-FUNCTION ARCHITECTURE FOR A SYSTEM-INDEPENDENT R science projects buddy 0 1,594 18-12-2010, 10:04 PM
Last Post: science projects buddy
  THE DIGITAL AMPLITUDE MODULATOR project report helper 0 1,059 12-10-2010, 11:00 AM
Last Post: project report helper

Forum Jump: