28-11-2017, 10:10 AM
The multiplication operation is present in many parts of a digital system or digital computer, most notably in signal processing, graphics and scientific computing. With advances in technology, several techniques have been proposed to design multipliers, which offer high speed, low power consumption and smaller area. Therefore, they are suitable for several compact, high-speed, low-power VLSI implementations. These three parameters, ie power, area and speed are always exchanged. This thesis is dedicated to the design and simulation of the Radix-8 Booth Encoder multiplier for unsigned sign numbers. The Radix-8 Booth Encoder circuit generates n / 3 partial products in parallel. By extending the sign bit of the operands and generating an additional partial product, the sign of the Booth Radix-8 encoder multiplier is obtained without signing. The Carry Save Adder (CSA) tree and the final Carry Look ahead (CLA) adder used to accelerate the multiplier operation. Since the signed and unsigned multiplication operation is performed by the same multiplier unit, the required hardware and chip area are reduced and this, in turn, reduces the power dissipation and the cost of a system. The Verilog coding of the multiplier has been done for signed and unsigned numbers using the Radix-4 cockpit encoder and the Radix-8 cockpit encoder for the 8X8 bit multiplication and its FPGA implementation by Xilinx Synthesis Tool in the Spartan 3 kit. The output has been shown on the LED of the Spartan 3 kit.