A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories
#1

Abstract
As the microprocessor speed increases from 500MHz to 1GHz and beyond, the designers must find new ways to make the cache memory for high speed access. Here, the clock to wordline path delay is optimized using a novel circuit
design technique. The delay is optimized by about 2.5 times at worst
case corner. Considering a memory element whose access time is 800ps and read and write operation occurs simultaneously in the same clock cycle, 18% improvement of the overall access time is observed. There is also a pre-decoding and post-decoding discussion in which the best pre-decoding and post-decoding schemes based on minimum pre-decoded lines, minimum stack
size in post decoder and maximum granularity of x-decoders is done.

Decoding Schemes
In a RAM chip, the row and column to be selected are determined by
decoding binary address information. an n-bit decoder for row selection has 2^n output lines out of which one will be activated. The column decoder takes m inputs and produce a 2^m bit acces signal. A multiplexer circuit is used for the selection of the particular row or column. An n-bit decoder requires 2^n decoding levels. higher delays are caused by using such large number of gates. The use of multiple
stages of decoding may reduce the delay. pre-decoding is used in control block which generates
predecoded signals. These pre-decoded signals are used in the final
post decoding stages of xdecoders.

Get the full report here:
http://filesonicfile/23656391/A Novel Circuit to Optimize Access Time and Decoding Schemes in Memories.pdf
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: smart memories of advantages, presentation for smart memories, protein memories for computers wikipedia, smart memories in details information of pdf file, smart memories wiki, cfd technology used to optimize fuel injector design of railway diesiel engine ppt, documentation seminar on smart memories,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  A NOVEL METHOD OF COMPRESSING SPEECH WITH HIGHER BANDWIDTH EFFICIENCY seminar surveyer 5 2,344 02-04-2015, 04:28 PM
Last Post: seminar report asees
  Authentication Schemes for Session Passwords using Color and Images computer girl 2 2,393 20-09-2013, 10:52 AM
Last Post: computer topic
  Space Time Adaptive Processing computer science crazy 2 2,282 05-03-2013, 11:09 AM
Last Post: seminar details
  APPLE – A Novel Approach for Direct Energy Weapon Control project topics 13 7,024 04-03-2013, 11:43 AM
Last Post: seminar details
  On the channel and signal crosscorrelation uplink and downlink of mobile UHFDTV with seminar class 2 2,068 10-01-2013, 05:30 PM
Last Post: Guest
  CORDECT Wireless Access System computer science crazy 2 3,502 27-12-2012, 12:47 PM
Last Post: seminar details
Music High Speed OFDM Packet Access Computer Science Clay 1 1,890 08-12-2012, 02:44 PM
Last Post: seminar details
  Opportunistic Routing for Wireless Ad Hoc and Sensor Networks: Present and Future seminar presentation 3 3,017 22-11-2012, 01:26 PM
Last Post: seminar details
  Fractal Antennas: A Novel Miniaturization Technique for Wireless Communications seminar presentation 3 3,648 20-11-2012, 01:17 PM
Last Post: seminar details
  Real Time System Interface computer science crazy 1 1,941 01-11-2012, 02:26 PM
Last Post: seminar details

Forum Jump: