The Tiger SHARC processor
#1
Tongue 

The Tiger SHARC processor

In the past three years several multiple data path and pipelined digital signal processors have been introduced into the marketplace. This new generation of DSP's takes advantage of higher levels of integrations than were available for their predecessors. The Tiger SHARC processor is the newest and most power member of this family which incorporates many mechanisms like SIMD, VLIW and short vector memory access in a single processor. This is the first time that all these techniques have been combined in a real time processor.The TigerSHARC DSP is an ultra high-performance static superscalar architecture that is optimized for tele-communications infrastructure and other computationally demanding applications.

This unique architecture combines elements of RISC, VLIW, and standard DSP processors to provide native support for 8, 16, and 32-bit fixed, as well as floating-point data types on a single chip.Large on-chip memory, extremely high internal and external bandwidths and dual compute blocks provide the necessary capabilities to handle a vast array of computationally demanding, large signal processing tasks.
Strictly speaking, the term "DSP" applies to any microprocessor that operates on digitally represented signals. most DSP processors include specialized on-chip peripherals or I/O interfaces that allow the processor to efficiently interface with other system components, such as analog-to-digital converters and host processors.The word "SHARC" implies Super Harvard ARChitecture.

The SHARC architecture has been improved greatly and the most powerful DSP today known has been implemented by Analog Devices and due to the high performance it yields it is called "Tiger" SHARC.The first implementation of the Tiger SHARC architecture is in a 0.25 micron, five level metal process at 150 MHz core clock speed. It delivers 900 MFlops (10 to the power 9 floating point operations per second) of single precision floating point performance or 3.6 GOPS of 16-bit arithmetic performance. It sustains an internal data bandwidth of 7.2 Gbytes /sec.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: ext3 for tiger from hvr dr60, sharc blade guides, sharc processors powertrain, tiger projects in maharashtra, the tiger sharc super harvard architecture single chip computer processor, tiger share proceors, ppt downloads on tiger sharc processor,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Design Of 2-D Filters Using A Parallel Processor Architecture (Download Full Seminar Computer Science Clay 3 3,036 18-02-2012, 10:37 AM
Last Post: seminar paper
  high speed protocol processor to boost gateway performance electronics seminars 1 2,897 13-02-2012, 01:26 PM
Last Post: seminar paper
  CRUSOE PROCESSOR seminar projects crazy 6 5,482 26-01-2012, 10:55 AM
Last Post: seminar addict
  Generic Visual Perception Processor Electrical Fan 5 8,309 23-08-2011, 10:16 AM
Last Post: smart paper boy
  Macro-Processor FULL REPORT seminar class 0 1,652 27-04-2011, 10:07 AM
Last Post: seminar class
  system unit & Processor seminar class 0 1,390 16-03-2011, 10:18 AM
Last Post: seminar class
  Quad-core Processor seminar class 0 1,574 07-03-2011, 03:51 PM
Last Post: seminar class
  Ultra-fast 1,000 Core Computer Processor Using FPGA project topics 0 1,417 30-12-2010, 10:47 PM
Last Post: project topics
  tigersharc processor full report project reporter 3 7,397 28-12-2010, 01:03 PM
Last Post: seminar surveyer
  Reduced Instruction Set Computer (RISC) processor project report helper 0 1,864 22-10-2010, 04:06 PM
Last Post: project report helper

Forum Jump: