28-04-2011, 08:09 PM
1. Power Optimization Of Linear Feedback Shift Register (Lfsr) For Low Power Bist.
2. Fault Secure Encoder And Decoder For Nano-Memory Applications.
3. A New Low Power Test Pattern Generator Using A Variable-Length Ring Counter.
4. Hardware Algorithm For Variable Precision Multiplication On FPGA.
