Study the working of basic gates like AND gate, OR gate and NOT gate
#1

Name– Study of basic gates.
Aim – to study the working of basic gates like AND gate, OR gate and NOT gate.
Apparatus – IC 7404, IC 7408, IC 7432, circuit board, power supply +5V DC, LED, connecting wires, soldering iron, cutter etc.
[attachment=13790]
[attachment=13791]
Procedure –
1) You are given IC 7404, IC 7408 and IC 7432. Identify the ICs by reading their numbers and details from above given pin configurations and specifications.
2) Solder the circuit as shown in the circuit diagram.
3) Connect final output of the circuit to the anode of the LED.
4) Verify the truth table for each type of logic gate by giving different logic inputs.
5) Write the observed truth tables of each gate and hence, write the logic equation of output of each gate.
Brief theory –
1) Definition of AND gate – an AND gate is a logic circuit, whose output becomes high ONLY WHEN ALL ITS INPUTS ARE HIGH. Its logic equation is given by –
Y = A.B
This equation shows that inputs A & B are related to each other with AND mathematical operator. Thus, when A AND B both are high, then only Y is high, otherwise LOW. In this way, the AND multiplication rules for all possible inputs combinations are as follows –
a) When A = B = 0, then Y = A.B = 0.0 = 0
b) When A = 0, B = 1, then Y = A.B = 0.1 = 0
c) When A = 1, B = 0, then Y = A.B = 1.0 = 0
d) When A = B = 1, then only Y = A.B = 1.1 = 1
2) Definition of OR gate – an OR gate is a logic circuit whose output becomes high WHEN ANY ONE OF ITS INPUTS IS HIGH. Its logic equation is –
Y = A + B
This equation shows that inputs A and B are related with OR mathematical operator. Thus, when A OR B is high, Y is high. The OR addition rules for all possible inputs combinations are –
a) When A = B = 0, Y = A + B = 0 + 0 = 0
b) When A = 0, B = 1, Y = A + B = 0 + 1 = 1
c) When A = 1, B = 0, Y = A + B = 1 + 0 = 1
d) When A = B = 1, Y = A + B = 1 + 1 = 1
3) Definition: a NOT gate has only one input and one output. It gives high output WHEN ITS INPUT IS LOW. Its logic equation is –
Y =
Thus, it shows that Y is complement of A. The rules of NOT operations are –
a) When A = 0, then Y = = = 1
b) When A = 1, then Y = = = 0
Note – write observed truth tables on left page of practical record book with pencil only.
Conclusion – it is found that –
1) For an AND gate, when its both inputs = 1, then only its output = 1.
2) For an OR gate, when any one of its inputs = 1, then its output = 1.
3) For a NOT gate, when its input = 1, then its output = 0 and vice versa. Since it inverts the input signal at output, it is also called as inverter.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: download seminar report on brain gate doc, circuit diagram uses of coin based toll gate system, pin diagram for ex or gate using ic 7400, ppt for gate preparation ece, to designan appropriate logic gate combination for a given truth table, what is different gate seminar and cluster, seminar report on brain gate system,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Study Skills Information astru 2 3,081 02-01-2015, 07:13 PM
Last Post: seminar report asees
  Study the working of Schmitt trigger inverter as square wave generator seminar class 2 5,140 02-10-2012, 01:11 PM
Last Post: seminar details
  STUDY OF OP-AMP computer girl 0 2,807 08-06-2012, 01:45 PM
Last Post: computer girl
  STUDY OF INDUCTION MOTOR STARTERS smart paper boy 0 2,082 29-07-2011, 03:27 PM
Last Post: smart paper boy
  STUDY OF SYNCHRONOUS INDUCTION MOTOR smart paper boy 0 1,761 29-07-2011, 03:26 PM
Last Post: smart paper boy
  Study the process of memory storage and memory address locations seminar class 0 1,562 14-05-2011, 09:49 AM
Last Post: seminar class
  Study the working of 4–bit R–2R ladder, D/A converter circuit seminar class 0 2,214 14-05-2011, 09:40 AM
Last Post: seminar class
  Study the working of IC 7483 as 4–bit binary adder along with carry generator seminar class 0 4,724 13-05-2011, 05:04 PM
Last Post: seminar class
  Study the working of full adder for three binary digits addition seminar class 1 2,199 13-05-2011, 04:59 PM
Last Post: seminar class
  Study the working of half adder for two binary digits addition seminar class 0 2,117 13-05-2011, 04:45 PM
Last Post: seminar class

Forum Jump: