SIR/MADAM
GREETINGS.
Hello,i'm AMEENA ,i would like to request you for the verilog source code for CONVOLUTIONAL ENCODER and VITERBI DECODER .I'm doing a project and I need your help me to complete project.
I'm pursuing B .E in Electronics and Communicationj in BMS institue and management.
Thank you
Posts: 14,118
Threads: 61
Joined: Oct 2014
A Viterbi decoder uses the Viterbi algorithm to decode a bit stream that has been encoded using the forward error correction based on a convolutional code. The maximum likelihood detection of a digital transmission is possible using the Viterbi algorithm. In this article, we present a convolutional encoder and a Viterbi decoder with a restriction length of 7 and a coding rate of 1/2. This is done with Verilog HDL. It is simulated and synthesized using Modelsim PE 10.0e and Xilinx 12.4i.
