29-11-2010, 11:59 AM
do you mean Parallel switch level fault simulation algorithm/complexity verification using compiled code VHDL ?
if seek material about it .. its an ieee article
check the article page link here
http://ieeexplore.ieeexpl/freeabs_all.js...ber=263191