parallel decimal multipliers vhdl code
#1

I want VHDL cod for parallel decimal multiplier
Reply
#2

parallel decimal multipliers vhdl code

Abstract

Decimal hardware arithmetic units have recently regained popularity, as there is now a high demand for high performance decimal arithmetic. We propose a novel method for carry-free addition of decimal numbers, where each equally weighted decimal digit pair of the two operands is partitioned into two weighted bit-sets. The arithmetic values of these bit-sets are evaluated, in parallel, for fast computation of the transfer digit and interim sum. In the proposed fully redundant adder (VS semi-redundant ones such as decimal carry-save adders) both operands and sum are redundant decimal numbers with overloaded decimal digit set [0, 15]. This adder is shown to improve upon the latest high performance similar works and outperform all the previous alike adders. However, there is a drawback that the adder logic cannot be efficiently adapted for subtraction. Nevertheless, this adder and its restricted-input varieties are shown to efficiently fit in the design of a parallel decimal multiplier. The two-to-one partial product reduction ratio that is attained via the proposed adder has lead to a VLSI-friendly recursive partial product reduction tree. Two alternative architectures for decimal multipliers are presented; one is slower, but area-improved, and the other one consumes more area, but is delay-improved. However, both are faster in comparison with previously reported parallel decimal multipliers. The area and latency comparisons are based on logical effort analysis under the same assumptions for all the evaluated adders and multipliers. Moreover, performance correctness of all the adders is checked via running exhaustive tests on the corresponding VHDL codes. For more reliable evaluation, we report the result of synthesizing these adders by Synopsys Design Compiler using TSMC 0.13 μm standard CMOS process under various time constrains.

Introduction

Derived from a parallel multiplier, a parallel-serial decimal multiplier is proposed in which the multiplicand is assumed in parallel whereas the multiplier is in digit-serial form. A scheme for a parallel-serial decimal multiplier is presented, using BCD digits. The multiplicand is assumed in parallel, the multiplier in digit-serial form. The values of the Digit Products in the successive columns of the product array are added in binary and converted in decimal. Their decimal alignment generates a set of three or four serial decimal numbers whose sum is the product. The parallel-serial proposal substantially reduces complexity and it exploits overlapping update to speed up the pipeline. Evaluation on a basic implementation on FPGAs is compared against another embedded multiplier approach, showing that the proposed scheme achieves an increasing advantage as the input size increases.
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: decimal arithmetic unit, decimal and floting point operation doc, decimal arithmetic unit morris, design multipliers using vhdl ppt, vhdl decimal textile inventory management system vb net sourcecode, vhdl program multipliers, design and implementation of different multipliers using vhdl ppt,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  vhdl code for radix 2 modified booth algorithm 4 1,015 04-04-2017, 10:24 AM
Last Post: Garlapati nikitha
  vhdl code for exponential function 1 489 11-06-2016, 03:30 PM
Last Post: dhanabhagya
  interfacing ldr in fpga using vhdl 1 616 31-05-2016, 11:56 AM
Last Post: dhanabhagya
  vhdl based 2 digit counter with seven segment display 1 586 12-05-2016, 10:47 AM
Last Post: dhanabhagya
  code ecg vhdl 1 564 07-05-2016, 11:22 AM
Last Post: dhanabhagya
  prime number identifier code in lex code 1 834 29-04-2016, 11:54 AM
Last Post: dhanabhagya
  vhdl code of carry select adder 1 407 26-04-2016, 12:35 PM
Last Post: dhanabhagya
  vhdl code for water level controller 1 522 22-04-2016, 10:29 AM
Last Post: dhanabhagya
  vhdl code for brushless dc motor controller fpga 1 582 21-04-2016, 01:05 PM
Last Post: dhanabhagya
  hfss parallel plate waveguide 51 1 540 19-04-2016, 12:48 PM
Last Post: dhanabhagya

Forum Jump: