Off-Chip Memory Bandwidth - System Performance
#1


Fang Liu, Xiaowei Jiang, Yan Solihin


Abstract
Chip Multi-Processor (CMP) architectures have recently become a mainstream computing platform. Recent CMPs allow cores to share expensive resources, such as the last level cache and off-chip pin bandwidth. To improve system performance and reduce the performance volatility of individual threads, last level cache and off-chip bandwidth partitioning schemes have been proposed. While how cache partitioning affects system performance is well understood, little is understood regarding how bandwidth partitioning affects system performance, and how bandwidth and cache partitioning interact with one another.
In this paper, we propose a simple yet powerful analytical model that gives us an ability to answer several important questions: How does off-chip bandwidth partitioning improve system performance? In what situations the performance improvement is high or low, and what factors determine that? In what way cache and bandwidth partitioning interact, and is the interaction negative or positive? Can a theoretically optimum bandwidth partition be derived, and if so, what factors affect it? We believe understanding the answers to these questions is very valuable to CMP system designers in coming up with strategies to deal with the scarcity of off-chip bandwidth in future CMPs with many cores on a chip.


for more details, please visit
http://dunn.ece.ncsu.edu/files/hpca10-bwpt.pdf

Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: my ncsu, radar system bandwidth, ncsu vs, partitioning, off chip memory bandwidth, powered by mybb 2 3 hot turbo performance chip,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Resistive random-access memory (RRAM) project topics 4 3,216 13-04-2017, 10:49 AM
Last Post: jaseela123d
  Vertical Handoff Decision Algorithm Providing Optimized Performance in Heterogeneous Wireless Networks computer science topics 2 30,182 07-10-2016, 09:02 AM
Last Post: ijasti
  Direct Memory Access computer science crazy 2 3,696 29-01-2015, 02:00 AM
Last Post: Guest
  Clockless Chip computer science crazy 6 6,663 27-01-2015, 07:16 PM
Last Post: Guest
  High Performance DSP Architectures computer science crazy 1 8,151 12-12-2012, 12:18 PM
Last Post: seminar details
  Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture summer project pal 3 2,922 01-12-2012, 12:40 PM
Last Post: seminar details
  FLASH MEMORY seminar surveyer 3 3,432 27-11-2012, 01:40 PM
Last Post: seminar details
  An Off-Line Unconstrained Handwriting Recognition System seminar projects crazy 1 2,722 09-11-2012, 12:27 PM
Last Post: seminar details
  Diamond chip electronics seminars 29 38,864 30-04-2012, 08:19 PM
Last Post: Guest
  FLASH MEMORY project report helper 1 1,588 13-03-2012, 11:58 AM
Last Post: seminar paper

Forum Jump: