06-04-2017, 10:38 AM
[b]java code for rc5 algorithm of design and implementation of tarf[/b]
|
java code for rc5 algorithm of design and implementation of tarf
|
[b]java code for rc5 algorithm of design and implementation of tarf[/b]
06-04-2017, 10:39 AM
java code for rc5 algorithm of design and implementation of tarf
07-04-2017, 04:41 PM
With wireless communications reaching homes and offices, the need for secure data transmission is paramount. Nowadays, it is important that the information is sent confidentially through the network without fear of hackers or unauthorized access to it. This makes the implementation of network security a crucial demand. Symmetric encryption cores provide data protection by using a secret key known only at the encryption and decryption ends of the communication path. In this paper, we firstly present an overview of two well-known symmetric cipher cores, namely 3DES and RC5. A performance evaluation of your computer-based implementation is then compared to demonstrate the superior performance of RC5. The conventional hardware architecture of the RC5 core is presented and investigated. A hardware system design is proposed to improve its performance. The proposed architecture achieved with the three-stage piping technique an increase in encryption performance compared to related work. In this paper we propose a model for symmetric cipher algorithms (eg RC5), by exploiting modern features in Field Programmable Gate Arrays (FPGA), which allow the modeling of a Programmable Chip System (SoPC). The structural system analysis of the proposed model shows that it offers additional security against physical access attacks from a single site that other implementations are vulnerable to. When evaluating the performance of this proposed SoPC model, it is found that it elevates encryption performance to 300 Mbps. Therefore, we report more than 80% increase in encryption performance compared to related work. In addition, our work reduces the cost of implementation due to the integration of all parts of the system into a single chip.
|
« Next Oldest | Next Newest »
|
