interfacing ldr in fpga using vhdl
#1

interfacing ldr using vhdl with altera de2 board.
Reply
#2

FPGA comes with different voltage IO standards. You have to select IO standard in your FPGA IO planning tool. Normally ADCs have Parallel interface for high speed and use SPI for low speed ADC. Parallel interface reads a clock from ADC and set of bus from ADC with respect to clock. The main constraint here is to offset your bus based on input clock (Setup your Input Flop). ADC datasheet will give you the relationship of the adc clock and it's output data. That should help you decide your setup requirements. If the ADC uses DDR interface, then you might want to use DDR primitive IO from your FPGA. However the IO standard shall remain same
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: verilog code for interfacing gsm with fpga, interfacing ldr with 8051, ldr interfacing with 8051 microcontroller, code for interfacing ldr sensor with 8051, code for ldr interfacing with pic16f877a microcontroller, dc motor program interfacing in vhdl, interfacing of ldr with pic16f877a pdf,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  ldr sensor interfacing with lpc2148 4 1,831 22-09-2017, 11:40 AM
Last Post: Guest
  source code for task scheduling using genetic algorithm using java 2 8,443 11-04-2017, 08:31 PM
Last Post: Guest
  vhdl code for radix 2 modified booth algorithm 4 1,015 04-04-2017, 10:24 AM
Last Post: Garlapati nikitha
  electronic eye controlled security system using ldr pdf 3 8,868 15-02-2017, 12:42 PM
Last Post: jaseela123d
  load flow solution using newton raphson method using pscad 1 1,504 24-06-2016, 02:53 PM
Last Post: seminar report asees
  ppt for electronic eye controlled security system using ldr 1 1,062 17-06-2016, 12:42 PM
Last Post: dhanabhagya
  how to interface lm35 with fpga code in verilog 1 1,045 11-06-2016, 04:04 PM
Last Post: dhanabhagya
  vhdl code for exponential function 1 489 11-06-2016, 03:30 PM
Last Post: dhanabhagya
  mq6 gas sensor interfacing circuit with 8051 microcontroller 1 743 04-06-2016, 04:10 PM
Last Post: dhanabhagya
  code for interfacing of mq2 gas sensor with at89s52 microcontroller 1 803 03-06-2016, 04:14 PM
Last Post: dhanabhagya

Forum Jump: