Improved Design of High-Performance Parallel Decimal Multipliers
#1

Improved Design of High-Performance Parallel Decimal Multipliers
The efficient implementations of parallel decimal multipliers is demanded by the new generation of high-performance decimal floating-point units (DFUs). The architectures of two parallel decimal multipliers is described in this chapter. signed-digit radix-10 or radix-5 recodings of the multiplier and a simplified set of multiplicand multiples is used to perform the parallel generation of partial products. The partial products are then reduced in a tree structure based on a decimal multioperand carry-save addition algorithm which makes use of unconventional non BCD decimal coded number systems. optimized digit recoders for the generation of 2n-tuples, decimal carry-save adders (CSAs) and carry free adders are the new improvements which are used to reduce the latency. The software DFP (decimal floating point )implementations are about 10 times slower than the hardware DFPs thought they meet the precision requirements. The decimal floating point operation is very frequent one in the modern high performance computers but they lack performance. The decimal multiplication is more difficult to implement than the binary floating point multiplication because:
-complexity in the generation of multiplicand multiples
-inefficiency of representing decimal values in systems based on binary signals
Owing to the inefficiency of the parallel decimal multipliers, most of the commercial implementations of the decimal multipliers are sequential in nature. The iterative algorithms for decimal integer multiplication are used in these and hence are inefficient. tree-like (parallel) structures are used to speed up multi operand BCD addition. The combinational decimal fixed-point architectures is described in this article.

Get the report here:
http://mediafirefile/i0zbmixv0xoomn1/Improved%20Design%20of%20High-Performance%20Parallel%20Decimal%20Multipliers.pdf
Reply
#2


to get information about the topic "improved design of high performance parallel decimal multipliers" full report ppt and related topic refer the page link bellow

http://studentbank.in/report-improved-de...ultipliers

http://studentbank.in/report-high-perfor...ures--3878

http://studentbank.in/report-high-perfor...ures--1908
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: project report on multipliers, decimal arithmetic unit ppt, ppt on decimal arithmetic unit, lex program to recognise decimal numbers, matka decimal number, ppt decimal arithmetic unit, qsnet ii defining high performance network design seminar report,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Performance and Advantages of HXJQ Jaw Crusher wanerjob 1 1,124 23-10-2014, 08:27 PM
Last Post: jaseela123d
  BIT for Intelligent System Design Electrical Fan 2 2,712 13-02-2013, 10:27 AM
Last Post: seminar details
Music High Speed OFDM Packet Access Computer Science Clay 1 1,879 08-12-2012, 02:44 PM
Last Post: seminar details
  Design & Development of a GSM Based Vehicle Theft Control System seminar class 9 11,418 29-11-2012, 01:15 PM
Last Post: seminar details
Tongue High Performance DSP Architectures Computer Science Clay 1 2,217 29-11-2012, 12:34 PM
Last Post: seminar details
  High Performance DSP Architectures computer science crazy 1 1,541 29-11-2012, 12:34 PM
Last Post: seminar details
  DIGITAL CIRCUITS & LOGIC DESIGN seminar class 1 3,862 22-10-2012, 02:17 PM
Last Post: seminar details
  HIGH CAPACITY AND SECURITY STEGANOGRAPHY USING DISCRETE WAVELET TRANSFORM computer girl 1 1,594 06-10-2012, 01:26 PM
Last Post: seminar details
  DESIGN OF A DUAL ELEVATOR CONTROLLER seminar surveyer 1 4,089 07-06-2012, 11:14 AM
Last Post: computer girl
  Embedded systems Design A unified hardware and software introduction computer girl 0 855 06-06-2012, 10:53 AM
Last Post: computer girl

Forum Jump: