Fault Secure Encoder and Decoder For NanoMemory Applications
#1

Fault Secure Encoder and Decoder For NanoMemory Applications


.ppt   Fault Secure Encoder and Decoder.ppt (Size: 1.03 MB / Downloads: 29)

INTRODUCTION

The Encoder, Decoder and Memory circuits are the applications of the Nano memory and Nano PLA architecture.
Memory cells have been protected from soft errors for more than a decade.
Due to the increase in soft error rate in logic circuits, the encoder and decoder circuitry around the memory blocks have become susceptible to soft errors.
In this project, We introduce a fault-tolerant Nano scale memory architecture which tolerates transient faults both in the storage unit and in the supporting logic (i.e., encoder, decoder (corrector), and detector circuitries).
The error-correcting codes (ECCs) are used for the existence of a simple fault-tolerant detector design.
The ECC codeword has an appropriate redundancy structure such that it can detect errors occurring in both the stored codeword in memory and the surrounding circuitries. This type of error-correcting codes, fault-secure detector capable ECCs (FSD-ECC).

AIM OF THE PROJECT

Introducing a new approach to design fault-secure encoder and decoder circuitry for memory designs.
Identifying and defining a new class of error-correcting codes whose redundancy makes the design of fault-secure detectors (FSD) particularly simple.
Euclidean Geometry Low-Density Parity-Check (EG-LDPC) codes have the fault-secure detector capability.
Using EG-LDPC codes, we can tolerate bit or nanowire defect rates of 10% and fault rates of 10-18 upsets/device/cycle, achieving a FIT rate at or below one for the entire memory system and a memory density of 1011 bit/cm2 with nanowire pitch of 10 nm for memory blocks of 10 Mb or larger.

System Overview

Referring Figure, The information bits are fed into the encoder to encode the information vector, and the fault secure detector of the encoder verifies the validity of the encoded vector.
If the detector detects any error, the encoding operation must be redone to generate the correct codeword.
The codeword is then stored in the memory.
During memory access operation, the stored code words will be accessed from the memory unit.
Code words are susceptible to transient faults while they are stored in the memory; therefore a corrector unit is designed to correct potential errors in the retrieved code words.
In our design all the memory words pass through the corrector and any potential error in the memory words will be corrected. Similar to the encoder unit, a fault-secure detector monitors the operation of the corrector unit.

EUCLIDEAN GEOMETRY CODE

Euclidean Geometry codes are also called EG-LDPC codes based on the fact that they are low-density Parity-check (LDPC) codes.
LDPC codes have a limited number of 1’s in each row and column of the matrix; this limit guarantees limited complexity in their associated detectors and correctors making them fast and light weight.
Let EG be a Euclidean Geometry with n points and J lines.
EG is a finite geometry that is shown to have the following fundamental structural properties:
Every line consists of ρ points.
Any two points are connected by exactly one line;
Every point is intersected by γ lines;
Two lines intersect in exactly one point or they are parallel.

CONCLUSION

This project develops a fault-secure encoder unit using a concurrent parity prediction scheme.
Like the general parity-prediction technique, concurrently generates (predicts) the parity-bits of the encoder outputs (encoded bits) from the encoder inputs (information bits).
The predicted parity bits are then compared against the actual parity function of the encoder output (encoded bits) to check the correctness of the encoder unit.
The parity predictor circuit implementation is further optimized for each ECC to make a more compact design.
For this reason, efficient parity prediction designs are tailored to a specific code.
Simple parity prediction guarantees single error detection; however, no generalization is given for detecting multiple errors in the detector other than complete replication of the prediction and comparison units.
The system reliability, area and performance area are specifically important when designing the fault tolerant designs.

Reply
#2
i want neat ,clear and MORE EXPLANATION ABOUT EG LDPC CODES.
Reply
#3

what is euclideam geometry code low density parity checking
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: wikipedia on encoder ic 74hc147, how ht12e encoder works pdf, manchester encoder and decoder based on verilog, applications of decoder in traffic light controller wikipedia, design manchester encoder decoder vhdl, fault secure encoder and decoder for nano memory applications ppt, function encoder arg1 std logic vector 2 downto 0 data std logic vector 7 downto 0,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Service-Oriented Architecture for Weaponry and Battle Command and Control Systems in 1 1,045 15-02-2017, 03:40 PM
Last Post: jaseela123d
  Cloud Computing with Service Oriented Architecture in Business Applications 1 891 15-02-2017, 11:55 AM
Last Post: jaseela123d
  Migrating Component-based Web Applications to Web Services: towards considering a ”We 1 824 15-02-2017, 10:56 AM
Last Post: jaseela123d
  SPOC: A Secure and Privacy-preserving Opportunistic Computing Framework for Mobile-He 1 877 14-02-2017, 03:49 PM
Last Post: jaseela123d
  Secure Multipart File Transfer projectsofme 4 3,741 07-03-2013, 05:16 PM
Last Post: Guest
  ON EVENT-BASED MIDDLEWARE FOR LOCATION-AWARE MOBILE APPLICATIONS project topics 1 1,666 29-11-2012, 02:28 PM
Last Post: seminar details
  application projects in java and vb.net (titles and topics) project topics 1 5,463 28-11-2012, 01:11 PM
Last Post: seminar details
  Achieving Secure, Scalable, and Fine-grained Data Access Control in Cloud Computing seminar class 1 1,945 29-10-2012, 05:31 PM
Last Post: seminar details
  PREVENTION OF SQL INJECTION AND DATA THEFTS USING DIVIDE AND CONQUER APPROACH seminar presentation 3 4,162 24-10-2012, 01:09 PM
Last Post: seminar details
  Design and Analysis of the Gateway Relocation and Admission Control Algorithm in Mobi Projects9 1 1,721 10-10-2012, 12:22 PM
Last Post: seminar details

Forum Jump: