The encoder and decoder, which are designed in this project, are useful in error detection and correction of digital data. Many error detection and correction standards employ cyclic codes like Golay codes because of their special properties that makes it easier to encode and decode these codes in an efficient manner. The error correction aspect of these codes is very important in areas like Satellite Communication where it is often impossible to retransmit the information if an error is detected in the received information. Golay Codes are widely used in many Digital Error Control Applications.

In this project a practical implementation of the Encoders and Decoders is used to generate these codes and retrieve information from coded data. The main emphasis of the project is on the Golay encoder & decoder, which are designed entirely without a Clock (asynchronous operation).

The error correction capabilities of the Golay (23,12) codes are studied. A digital block to simulate the realistic data communication channel is used to study error detection and correction capabilities of these codes.The Golay Code decoder is implemented in multiple stages to reduce complexity in implementation.

The Very High Speed Integrated Circuit Hardware Description Language (VHDL) is used to model these Encoders and Decoders. ModelSim and Xilinx are used for doing simulations to check functionality.
hi!! dis is alekhya iam working on a final year project of goaly encoder using verilog.can u plz! help me in knowing the disadvantages of golay encoder

Strange communication system such as a channel or transfer data from the source to the destination through or
Cordless. Reliability of the data channel get medium and depends on external noise and makes the noise
Prompt intervention and the introduction of errors in data transmitted. Through his coding theorem showed that Shannon
Reliable broadcast can be received only if the data rate is lower than the channel capacity. Error detection and
Improved basic data error correction codes (ECCs) called as unnecessary symbols can be obtained by connecting.
ECCs as such deep space communications or satellite long distance one way communication is very useful for
Communication. They also have applications in wireless communications and storage devices.
Literature review
Svapna SatyabrataSarangi and Banerjee [1], a low complexity decoding architecture for customized and
The extended binary Golay code (24, 12, 8) maximum likelihood decoding based on an incomplete plan. The proposed
Decoder architecture for living in the area and recent work published in this area than some low latency.
Runs on their designed encoder module 238.575 MHz. Also, look up the architecture used 187 tables (luts)
103 out of each slice and 135 168. A proposed architecture for the decoder 195.028 operating clock frequency
MHz. In addition, this architecture 785 tables (luts) and look up each slice out of 230 135 168 uses.
In the proposed hardware module communication links, forward error correction may be a good candidate for
A high-speed system.
Encoding steps necessary to complete the process are thus enlisted as
1 check a characteristic polynomial-ji (x)) bits are chosen for.
The message of zero 2) 11 m (x right), so that the resulting polynomial p (x) participates in long division are attached to
-Ji with this process (x).
The most significant bit (MSB) 3) except at the end of the partition operation check bits
Bits for G23. Check with us by adding bits of encoded message Golay (23, 12, 7) codeword.

Important Note..!

If you are not satisfied with above reply ,..Please


So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: verilog encoder, complete vhdl code of image file encoder and decoder, rs decoder ppt, ldpc decoder implementation, convolutional encoder, metal detacter encoder project, design and implementation of wireless technology,

Quick Reply
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  DESIGN AND CONSTRUCTION OF A TWO – WAY WIRED INTERCOM seminar class 8 5,402 08-07-2018, 06:37 PM
Last Post: Guest
  GSM based SCADA implementation using Microcontroller project report tiger 19 13,738 31-05-2016, 12:13 PM
Last Post: dhanabhagya
Last Post: Guest
  DESIGN AND IMPLEMENTATION OF RADIX-4 BOOTH MULTIPLIER USING VHDL project computer science technology 8 11,379 12-11-2013, 05:36 AM
Last Post: Guest
  Design and Analysis of GPS/SINS Integrated System for Vehicle Navigation seminar class 1 1,162 12-08-2013, 07:49 PM
Last Post: Guest
  Fuzzy c-means clustering based digital camouflage pattern design smart paper boy 2 3,367 02-05-2013, 11:16 AM
Last Post: computer topic
  Design Of Power System Stabilizer To Improve Small Signal Stability By Using Modified smart paper boy 2 2,440 20-12-2012, 11:24 AM
Last Post: seminar details
  STATCOM Analysis and Controller Design for Power System Voltage Regulation smart paper boy 1 1,258 14-12-2012, 02:19 PM
Last Post: seminar details
  elevator controller design seminar presentation 3 8,920 07-12-2012, 01:22 PM
Last Post: seminar details
  Design of Hybrid Encoded Booth Multiplier with Reduced Switching Activity Technique seminar class 1 2,368 01-12-2012, 12:08 PM
Last Post: seminar details

Forum Jump: