AMD's Bulldozer Architecture
#1

PRESENTED BY
SAYYAN.N.SHAIKH

[attachment=13021]
What is bulldozer?
Monolithic dual core building block that supports two threads of execution .
It efficiently supports dynamic resource allocation between the threads.
Bulldozer is intended for deployment in everything from mainstream clients to servers.
Features
The Bulldozer architecture lets the CPU to overclock itself if you are running CPU-intensive programs and if the thermal dissipation is still within specs.
AMD's new processor technology would enable to interconnect multiple cores to run a thread
Combination of commands
Higher clock frequencies
Lower memory access latencies
Lower branch prediction latency
Thread Level Parallelism (TLP)
Shared use of units that increases energy efficiency
Multi cluster multi threading
System architecture
CONSTRUCTION:
Two integer fetch and decode logic clusters share but have their own dedicated Instruction and Data cache
The extra integer core adds only 5% of the space
Up to 4 modules share a L3 cache and North Bridge
Two times 4 Bulldozer modules (2 x 8 cores or 16 cores)
work :
Fetches 4 instructions per cycle
Support 4 integer pipeline instructions
4 instructions per dispatch
Issues 4 instructions per scheduler
schedulers actually work as decoupled, Allowing instruction prefetching
Optimized dual-core
Fig : Eight-core CPU based on Bulldozer Architecture.
INSTRUCTION SETs
SSE4.1 & SSE4.2 - Increases speed of multimedia applications.
AVX – Advanced Vector Extensions.
AES – Advanced Encryption Standard.
LWP – Light Weight Profiling.
EXECUTION UNITS
Integer Execution Unit :
EX,MUL – Integer & Multiplication but not Division.
EX,DIV – Integer & Division but not Multiplication.
AGen – Address generation .
Floating Point Unit :
MMX - Execute floating point instructions.
128-bit FMAC –Execute all floating point instructions.
POWER MANAGEMENT
Interesting feature for managing power in Bulldozer architecture is done by “Power gating”.
AMD also added features to measure the amount of power being dissipated.
Power consumption varies greatly by workload
merits
Improved speculative execution
- Eager Execution
Data speculation
- Load Speculation
- Value Prediction
Higher memory level parallelism
It is equivalent to Intel’s Turbo Boost technology.
future enhancement
AMD Financial Analyst Day 2010 , revealed the 2nd generation is to be scheduled for 2012. AMD currently refers to this as Enhanced Bulldozer.
Enhanced Bulldozer is specific to desktop and notebook markets
conclusion
It is far too early to make any predictions about what Bulldozer's performance will be, but it would be unwise to count IT out yet.
With this, AMD will have processors ready with most PC and server market segments, all the way from desktop PCs, enthusiast-grade PCs, notebooks, to servers. 
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: sip interview questions amd answers, amd64 bulldozer, amd seminar topics 2012, amd 8151 hypertransport driver, amd quad core technology, amd bobcat seminar, amd processors seminar report,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  service oriented architecture full report project report tiger 12 14,728 27-04-2015, 01:48 PM
Last Post: seminar report asees
  Computer Architecture Requirements? shakir_ali 1 26,971 07-04-2015, 12:04 PM
Last Post: Kishore1
  Computer Architecture ACS Project? shakir_ali 0 7,505 30-10-2014, 12:01 AM
Last Post: shakir_ali
  Web Services Architecture computer topic 0 7,568 25-03-2014, 10:20 PM
Last Post: computer topic
  Java Cryptography Architecture (JCA) seminar projects crazy 1 2,563 17-12-2012, 01:51 PM
Last Post: seminar details
Lightbulb Java Cryptography Architecture (JCA) computer science crazy 1 2,611 17-12-2012, 01:51 PM
Last Post: seminar details
  GSM Architecture seminar surveyer 7 5,857 14-12-2012, 02:45 PM
Last Post: seminar details
  Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture summer project pal 3 2,922 01-12-2012, 12:40 PM
Last Post: seminar details
  8085 Microprocessor Architecture seminar class 2 4,636 23-11-2012, 01:28 PM
Last Post: seminar details
  microcontrollers based on CISC architecture. RICS stands for Reduced Instruction Set seminar surveyer 2 3,148 01-11-2012, 01:13 PM
Last Post: seminar details

Forum Jump: