Accelerating Matrix Operations with Improved Deeply Pipelined Vector Reduction
#1

Abstract—This paper introduces the Spidergon-Donut (SD) on-chip interconnection network for interconnecting 1,000 cores in future MPSoCs and CMPs. Unlike the Spidergon network, the SD network which extends the Spidergon network into the second dimension, significantly reduces the network diameter, well below the popular 2D Mesh and Torus networks for one extra node degree and roughly 25 percent more links. A detailed construction of the SD network and a method to reshuffle the SD network's nodes for layout onto the 2D plane, and simple one-to-one and broadcast routing algorithms for the SD network are presented. The various configurations of the SD network are analyzed and compared including detailed area and delay studies. To interconnect a thousand cores, the paper concludes that a hybrid version of the SD network with smaller SD instances interconnected by a crossbar is a feasible low-diameter network topology for interconnecting the cores of a thousand core system.
projects9.com
Phone : +91-9618855666
+91-8008855666
Email : projects[at]projects9.com
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: operations matrix, verilog code on pipelined bcd multipliermatlab code, pipelined and parallel processor seminar, ppt on pipelined aes, accelerating research, design and implementation of automated wave pipelined circuit using asic, matrix operations using grid java,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Image Processing - Noise Reduction project topics 3 3,754 26-08-2015, 02:55 PM
Last Post: dhivya srinivasan
  Fuzzy Impulse Noise Detection and Reduction project topics 1 1,841 05-12-2012, 03:58 PM
Last Post: seminar details
  Improved Offline Signature Verification Scheme Using Feature Point Extra ction Method seminar class 1 3,078 24-10-2012, 01:27 PM
Last Post: seminar details
  Comprehensive Training and Placement Operations projectsofme 1 1,662 14-02-2012, 11:27 AM
Last Post: seminar paper
  A Fuzzy Noise Reduction Method for Color Images project topics 1 2,003 13-02-2012, 01:07 PM
Last Post: seminar paper
  Noise Reduction by Fuzzy Image Filtering electronics seminars 1 2,826 13-02-2012, 01:06 PM
Last Post: seminar paper
  Accelerating Matrix Operations with Improved Deeply Pipelined Vector Reduction Projects9 0 805 23-01-2012, 05:12 PM
Last Post: Projects9
  Triangular Matrix Inversion on Heterogeneous Multicore Systems Projects9 0 911 23-01-2012, 05:08 PM
Last Post: Projects9
  DESIGN OF ACCELERATING TECHNIQUES FOR PERFORMANCE ISSUES IN RFID SYSTEMS computer science crazy 0 923 16-01-2012, 06:15 PM
Last Post: computer science crazy
  Sparse Nonnegative Matrix Factorization: New Formulations and Algorithms smart paper boy 0 381 12-08-2011, 11:24 AM
Last Post: smart paper boy

Forum Jump: