A SEMINAR REPORT ON CLOCKLESS CHIPS
#2

[attachment=3473]
[attachment=3474]
CLOCKLESS CHIPS

Submitted by
M.VEDAVATHI
07601F0037
III MCA


INTODUCTION

CLOCKLESS CHIPS OR ASYNCHRONOUS CHIPS DONâ„¢T HAVE A GLOBAL CLOCK.
BUT THERE SHOULD BE SOME CONTROL MECHANISM INSTEAD OF GLOBAL CLOCK.
CLOCKED CHIPS OR SYNCHRONOUS CHIPS HAVE A GLOBAL CLOCK FOR CONTROLLING TIMING OF ENTIRE CHIP.
CLOCKLESS CHIPS HAVE SOME ADVANTAGES LIKE LOW POWER CONSUMPTION,HIGH SPEED & LESS ELECTROMAGNETIC NOISE OVER CLOCKED CHIP.


CONCEPT OF CLOCK

Clock is a tiny crystal oscillator. Clock regulates the rate at which the instructions are executed. This rate is known as clock rate or clock speed. The clock speed can be expressed in terms of gigahertz and megahertz.
One advantage of clock is that the clock signals to various components inside a chip when to input and output can be determined very easy.
Because of this clock there are some disadvantages like high power consumption, low speed which can be overcome by clockless chips.
BLOCK DIAGRAM OF SYNCHRONOUS CIRCUIT
SYNCHRONOUS CHIPS



ADVANTAGE

CHIP DESIGN VERY SIMPLE BECAUSE OF CLOCK


DISADVANTAGES

WASTAGE OF COMPUTATIONAL TIME AFFECTS THE SPEED OF CHIP
HIGHER POWER CONSUMPTION
DESIGN OF COMPLEX CIRCUITS CANNOT BE DONE BECAUSE OF HIGH POWER CONSUMPTION


BLOCK DIAGRAM OF ASYNCHRONOUS CHIPS
MERITS OF ASYNCHRONOUS CIRCUITS

Increase in speed.
Reduced power consumption.
Less electromagnetic noise.
The ability to provide superior encryption.
It is very flexible.
Replacing any part with a faster version improves the speed again and again
Designers have more freedom in choosing the systemâ„¢s part.


LIMITATIONS OF ASYNCHRONOUS CIRCUITS

Design difficulties.
Lack of good tools.
Testing difficulties.
TYPES OF IMPLEMENTATIONS
BOUNDED DELAY METHOD
DELAY INSENSITIVE METHOD
NULL CONVENTIONAL LOGIC(NCL)

SPEED COMPARISON
POWER COMPARISON



A BRIEF HISTORY

The Caltech Asynchronous Microprocessor is the worldâ„¢s first asynchronous microprocessor (1989).



APPLICATIONS

PERSONAL COMPUTERS
ENCRYPTION DEVICES
MOBILE ELECTRONICS


CONCLUSION

Clocks are getting faster, while chips are getting bigger, both of which make clock distribution harder. Chips are also becoming more heterogeneous, with functions like memory and network interfaces being considered, all of which complicates the global timing analysis necessary for a synchronous design. Finally, we are entering an age when processors will be just about everywhere, and this will require very low power designs. Itâ„¢s just not practical to expect a clean, skew-free clock for every (say) piece of clothing with a processing element.
But this can only happen if more focus, especially at the university level, is given to asynchronous design. Most of todayâ„¢s designers donâ„¢t understand it well enough to use it, and may even regard it with suspicion. It is certainly a challenge, but just as the software community is moving towards more concurrency, the hardware community must move to incorporate asynchronous logic.






CONTENTS

1. INTRODUCTION
2. BASIC CONCEPT OF CLOCK
3. WORKING OF SYNCHRONIZE CHIPS
4. ADVANTAGES & DISADVANTAGES
5. WORKING OF ASYNCHRONOUS CHIPS
6. ADVANTAGES AND DISADVANTAGES
7. TYPES OF ASYNCHRONOUS DESIGN
8. COMPARISON
9. APPLICATIONS OF CLOCKLESS CHIPS
10. BRIEF HISTORY
11. CONCLUSION




THANK YOU!!!
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: ppt on clockless chip, seminar topic radiation hardend chips, dna chips seminar, potato chips manufacturing project report, clockless chips, working of clockless chips, plastic chips technology seminar,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Messages In This Thread
RE: A SEMINAR REPORT ON CLOCKLESS CHIPS - by seminar presentation - 05-05-2010, 12:38 PM

Possibly Related Threads...
Thread Author Replies Views Last Post
  Optical Computer Full Seminar Report Download computer science crazy 46 68,061 29-04-2016, 09:16 AM
Last Post: dhanabhagya
  Digital Signature Full Seminar Report Download computer science crazy 20 45,371 16-09-2015, 02:51 PM
Last Post: seminar report asees
  HOLOGRAPHIC VERSATILE DISC A SEMINAR REPORT Computer Science Clay 20 39,877 16-09-2015, 02:18 PM
Last Post: seminar report asees
  Computer Sci Seminar lists7 computer science crazy 4 11,863 17-07-2015, 10:29 AM
Last Post: dhanyasoubhagya
  Steganography In Images (Download Seminar Report) Computer Science Clay 16 26,375 08-06-2015, 03:26 PM
Last Post: seminar report asees
  Mobile Train Radio Communication ( Download Full Seminar Report ) computer science crazy 10 28,433 01-05-2015, 03:36 PM
Last Post: seminar report asees
  A SEMINAR REPORT on GRID COMPUTING Computer Science Clay 5 16,332 09-03-2015, 04:48 PM
Last Post: iyjwtfxgj
  Clockless Chip computer science crazy 6 6,731 27-01-2015, 07:16 PM
Last Post: Guest
  SQL INJECTION A SEMINAR REPORT Computer Science Clay 10 12,239 18-10-2014, 09:50 PM
Last Post: jaseela123d
  Image Processing & Compression Techniques (Download Full Seminar Report) Computer Science Clay 42 23,289 07-10-2014, 07:57 PM
Last Post: seminar report asees

Forum Jump: