A Low Error and High Performance Multiplexer-Based Truncated Multiplier
#1

Abstract
This paper proposes a novel adaptive pseudo-carry compensation truncation (PCT) scheme, which is derived for the multiplexer basedarray multiplier. The proposed method yields low average error among existingtruncation methods. The new PCT based truncated array multiplieroutperforms other existing truncated array multipliers by as much as 25%in terms of silicon area and delay, and consumes about 40% less dynamicpower than the full-width multiplier for 32-bit operation. The proposedtruncation scheme is applied to an image compression algorithm. Due toits low truncation error, the mean square errors (MSE) of various reconstructedimages are found to be comparable to those obtained with full-precisionmultiplication.Index Terms—Computer arithmetic, digital multiplier, truncated multiplier,truncation scheme, VLSI design.
I. INTRODUCTION
Multiplication is a fundamental arithmetic operation used pervasivelyin digital signal processing (DSP) applications like filtering,convolution, and compression [1]. From VLSI perspective, since afull-width digital multiplier receives two single precision operands toproduce a double precision output, it greatly benefits from truncationfor applications with a limited-precision datapath. Due to the noteworthyhardware reduction, the dynamic power dissipation can alsobe proportionally reduced without having to resort to sophisticatedpower reduction techniques.Several truncation schemes have been proposed for fast digital multipliers[2]–[10]. The schemes proposed in [3] and [4] ignore the leastsignificant
Reply

Important Note..!

If you are not satisfied with above reply ,..Please

ASK HERE

So that we will collect data for you and will made reply to the request....OR try below "QUICK REPLY" box to add a reply to this page
Popular Searches: what is multiplexer and demultiplexer ppt, multiplexer based array multiplier, comparision between low power dsp and high performance dsp, seminar on multiplexer, truncated multiplier verilog code, low power high performance multipliers project report, project report of multiplexer,

[-]
Quick Reply
Message
Type your reply to this message here.

Image Verification
Please enter the text contained within the image into the text box below it. This process is used to prevent automated spam bots.
Image Verification
(case insensitive)

Possibly Related Threads...
Thread Author Replies Views Last Post
  Binary Multiplier ajukrishnan 5 4,907 18-09-2015, 02:11 PM
Last Post: seminar report asees
  SEASON BASED STREET LIGHT SWITCHING BASED ON SENSORS project report helper 2 3,937 29-04-2015, 01:47 PM
Last Post: seminar report asees
  LOW POWER VLSI On CMOS full report project report tiger 15 22,195 09-12-2014, 06:31 PM
Last Post: seminar report asees
  Performance and Advantages of HXJQ Jaw Crusher wanerjob 1 1,124 23-10-2014, 08:27 PM
Last Post: jaseela123d
  ARTIFICIAL NEURAL NETWORK AND FUZZY LOGIC BASED POWER SYSTEM STABILIZER project topics 4 6,139 28-02-2014, 04:00 AM
Last Post: Guest
  Tele-Graffiti (A Camera-Projector Based RemoteSketching System with Hand-Based User I computer science crazy 9 6,988 05-08-2013, 11:35 AM
Last Post: computer topic
  Low Power Wireless Sensor Network computer science crazy 4 5,737 30-04-2013, 10:04 AM
Last Post: computer topic
  On the channel and signal crosscorrelation uplink and downlink of mobile UHFDTV with seminar class 2 2,047 10-01-2013, 05:30 PM
Last Post: Guest
  A Digital Watermark Based on The Wavelet Transform and its Robustness on Image project topics 1 2,343 19-12-2012, 11:48 AM
Last Post: seminar details
Music High Speed OFDM Packet Access Computer Science Clay 1 1,879 08-12-2012, 02:44 PM
Last Post: seminar details

Forum Jump: