8086 Data Addressing Modes
Session Objectives
Classify different addressing modes of 8086.
List the different data addressing modes.
Explain the operation of each data addressing mode.
Select the appropriate addressing mode to accomplish simple data
transfer operations.
Teaching Learning Material
Board
Presentations
The addressing modes of 8085 processor are:

Immediate Addressing Mode
Direct Addressing Mode
Indirect Addressing Mode
Register Addressing Mode
Implied Addressing Mode
Classification of Addressing Modes of 8086 Processor
Having revisited the addressing modes of 8085, we shall nowfocus on the addressing modes of 8086 processor.
Both 8085 and 8086 have some of these common dataaddressing modes:Immediate Addressing ModeDirect Addressing ModeRegister Addressing Mode
8086 processor has some additional features like:
Additional registers, Extra Segment (ES) and Stack Segment (SS)
Addressable physical memory of 1Mb (8085 has 64Kb)
These features have an impact on the addressing modes of 8086. The
general addressing modes of 8086 processor therefore can be classified asata Addressing Modes – This mode is related to data transfer operations,that is, data is transferred either from the memory to internal registers of8086 processor or from one register to another register.
Example: MOV CX, DX
Program Memory Addressing Modes – This mode involves program
memory addresses during various operations.
Example: JMP AX, in this instruction, the code execution control jumps to
the current code segment location addressed by the contents of AX
register.
Stack Memory Addressing Modes – This mode involves stack registry
operations.
Example: PUSH AX, this instruction copies the contents of AX register to thestack.In this session, we will focus on the data addressing modes of 8086. Programand Stack memory addressing mode will be discussed in the next session.
Data Addressing Modes of 8086 Processor

The additional data addressing modes in 8086 are:
1. Register Indirect Addressing Mode
2. Base Relative-Plus-Index Addressing Mode
3. Register Relative Addressing Mode
4. Scaled Index Addressing Mode

We could provide suitable examples for a detailed explanation

download full report
http://mission10xmission-10x/Documents/MU2/U2-S2_Ver_Final.pdf