Abstract—Scalable video transmission over a network is easily adaptable to different types of mobile experiencing different network conditions. However the transmission of differentiated video packets in an error-prone wireless environment remains problematic. We propose and analyze a cross-layer error control scheme that exploits priority-aware block interleaving (PBI) in the MAC layer for video broadcasting in CDMA2000 systems. The PBI scheme allocates a higher priority to protecting the data which are more critical to the decoding of a vid ....etc

[:=Read Full Message Here=:]

Abstract
OCGRR (Output Controlled Grant-based Round Robin), OCGRR supports different service traffic in a core router. Same class packets are send to the destination of the core router output port. In before scheduling the frame, each output port streams of data are stored at one separate Buffer .Now perform the scheduling operation.(Arranging one particular order) at each buffer. At last each buffer placed in one frame. After Scheduling, sequence of transmission traffic occurs then streams of frames (data) are transferred to the order of Hig ....etc

[:=Read Full Message Here=:]

ARM Instruction Set
Main features of the ARM Instruction Set
* All instructions are 32 bits long.
* Most instructions execute in a single cycle.
* Every instruction can be conditionally executed.
* A load/store architecture
• Data processing instructions act only on registers
– Three operand format
– Combined ALU and shifter for high speed bit manipulation
• Specific memory access instructions with powerful auto-indexing addressing modes.
– 32 bit and 8 bit data types
 and also 16 bit data types ....etc

[:=Read Full Message Here=:]

OCGRR (A New Scheduling Algorithm For Differentiated

Services Networks.

OCGRR supports different service traffic in a core router. Same class packets are send to the destination of the core router output port. In before scheduling the frame, each output port streams of data are stored at one separate Buffer .Now perform the scheduling operation.(Arranging one particular order) at each buffer. At last each buffer placed in one frame. After Scheduling, sequence of transmission traffic occurs then streams of frames (data ....etc

[:=Read Full Message Here=:]

Introduction

Recent and anticipated changes in technology arising from the convergence of communications and computing are truly breathtaking, and have already had a significant impact on many aspects of life. Banking, stock exchanges, air traffic control, telephones, electric power, health care, welfare and education are largely dependent of information technology and telecommunications for their operation. We are moving towards the point where it is possible to assert that everything depends o ....etc

[:=Read Full Message Here=:]

Reduced Instruction Set Computer (RISC) processor

INTRODUCTION
This project is aimed at designing of a Reduced Instruction Set Computer (RISC) processor using the Verilog Hardware Description Language (HDL). For a long time, programming languages such as C, Pascal & FORTRAN were being used to describe the computer programs that were sequential in nature. Similarly in the digital design field, designers felt the need for a standard language to describe digital circuits. Thus, HDL came into exi ....etc

[:=Read Full Message Here=:]

Differentiated Bandwidth Allocation with TCP Protection in Core Routers


Abstract

Differentiated Services (DiffServ) networks categorize routers into edge routers and core routers.In core routers, one of the technological challenges is how to implement differentiated bandwidth allocation and TCP protection together with low complexity.We present an Active Queue Management (AQM) scheme called CHOKeW. A method is borrowed from a previous scheme, CHOKe, which draws a packet at random from the buffer, compares it with the arriving packet, a ....etc

[:=Read Full Message Here=:]

Abstract
Traditionally, common processor augmentation solutions have involved the addition of coprocessors or the datapath integration of custom instructions within extensible processors as Instruction Set Extensions (ISE). Rarely is the hybrid option of using both techniques explored. Much research already exists concerning the identification and selection of custom hardware blocks from hardware/software partitioning techniques, but the question of how to best use this hardware within a user system where both coprocessors and datapath ....etc

[:=Read Full Message Here=:]

Difference between CISC and RISC:
CISC stands for Complex Instruction Set Computer. Most PC's use CPU based on this architecture. For instance Intel and AMD CPU's are based on CISC architectures. Typically CISC chips have a large amount of different and complex instructions. In common CISC chips are relatively slow (compared to RISC chips) per instruction, but use little (less than RISC) instructions. MCS-51 family microcontrollers based on CISC architecture.
RICS stands for Reduced Instruction Set Computer ....etc

[:=Read Full Message Here=:]

Adaptive Non-linear Congestion Controller for Differentiated-Services Framework (Java)
IEEE/ACM Transactions on Networking, Vol. 13, No. 1, February 2005

Abstract:
The growing demand of computer usage requires efficient ways of managing network traffic in order to avoid or at least limit the level of congestion in cases where increases in bandwidth are not desirable or possible. In this paper we developed and analyzed a generic Integrated Dynamic Congestion Control (IDCC) scheme for controlling traffic using information on the stat ....etc

[:=Read Full Message Here=:]